Grouping Heuristics for Word-Level Decision Diagrams (1999)

Cached

Download Links

by Rolf Drechsler , Marc Herbstritt , Bernd Becker
Venue:In Int’l Symp. Circ. and Systems
Citations:3 - 2 self

Documents Related by Co-Citation

8 An Overview on Decision Diagrams – R Drechsler, B Becker - 1997
6 Combinational Equivalence Checking using Boolean Satisfiability and Binary Decision Diagrams – Sherief Reda, Ashraf Salem - 2001
14 A Novel Framework for Logic Verification in a Synthesis Environment – Wolfgang Kunz, Dhiraj K. Pradhan, Subodh M. Reddy - 1996
8 and ATPG: Boolean engines for formal hardware verification – SAT - 2002
13 A Proof Engine Approach to Solving Combinational Design Automation Problems – Gunnar Andersson, Per Bjesse, Byron Cook, Ziyad Hanna - 2002
21 Boolean satisfiability in electronic design automation – Joao P. Marques-Silva, Karem A. Sakallah - 2000
100 Combinational test generation using satisfiability – P Stephan, R Brayton, A Sangiovanni-Vincentelli - 1996
35 Combinational equivalence checking using satisfiability and recursive learning – João Marques-silva, Thomas Glass - 1999
305 Graph based algorithms for boolean function manipulation – R Bryant - 1986
37 Trevillyan, “Functional comparison of logic designs for VLSI circuits – C L Berman, L H - 1989
113 Verification of large synthesized designs – D Brand
71 Robust Boolean Reasoning for Equivalence Checking and Functional Property Verification – Andreas Kuehlmann, Senior Member, Viresh Paruthi, Florian Krohm, Malay K. Ganai - 2002
21 A signal correlation guided ATPG solver and its applications for solving difficult industrial cases – F Lu, L-C Wang, K-T Cheng, J Moondanos, Z Hanna
8 Formal Verification of Combinational Circuits – Jawahar Jain, Amit Narayan, M. Fujita, A. Sangiovanni-vincentelli - 1997
32 Tight Integration of Combinational Verification Methods – J Burch, V Singhal - 1998
227 Test pattern generation using Boolean satisfiability – Tracy Larrabee - 1992
1 Circuit Partitioning for SAT-based Combinational Circuit Verification — A Case Study – Marc Herbstritt, Marc Herbstritt, Thomas Kmieciak, Thomas Kmieciak, Bernd Becker, Bernd Becker - 2004
376 Parallel Multilevel k-way Partitioning Scheme for Irregular Graphs – George Karypis, Vipin Kumar - 1996
356 SIS: A System for Sequential Circuit Synthesis – Ellen M. Sentovich, Kanwar Jit Singh, Luciano Lavagno, Cho Moon, Rajeev Murgai, Alexander Saldanha, Hamid Savoj, Paul R. Stephan, Robert K. Brayton, Alberto Sangiovanni-vincentelli - 1992