

# Generating Permutation Instructions from a High-Level Description

Manikandan Narayanan  
Computer Science Division, University of  
California, Berkeley  
CA 94720  
nmani@cs.berkeley.edu

Katherine A. Yelick  
Computer Science Division, University of  
California, Berkeley and  
NERSC, Lawrence Berkeley National Laboratory  
CA 94720  
yelick@cs.berkeley.edu

## ABSTRACT

Fine-grained data parallelism, from media extensions to full streaming or vector instruction sets, offer enormous performance potential, if they can be effectively used from the application level. One critical aspect of their design is the organization of the registers and the generality of operations that move data between registers. In this paper we focus on this data-movement problem and demonstrate that starting with a high-level description of a data-parallel application, we can automatically map certain data-movements in the program onto a regular set of vector permutation instructions.

Our approach to the problem is novel and significantly different from existing approaches in commercial vectorizing compilers that generate vector reduction instructions like sum reductions. Our language and compiler are based on StreamIt from MIT, and our target machine is the VIRAM processor from Berkeley. We devise new intermediate representations and operators for analysing data-movements, and demonstrate our technique on two benchmarks. We show that data-movement operations give an enormous performance boost for the benchmarks, and the performance of our technique is close to, and sometimes better than, hand-coded assembly.

## Categories and Subject Descriptors

D.3.4 [Programming Languages]: Processors—*Code generation*

## General Terms

Languages, Performance

## Keywords

Data-movement analysis, permutation instructions, StreamIt, VIRAM

## 1. INTRODUCTION

As the computer industry heads towards an era with billion transistor chips, the desire to turn chip real estate into high performance will increasingly rely on chip-level parallelism. Yet evidence shows that there are diminishing benefits from increasing the amount of dynamically discovered instruction-level parallelism, so hardware designers are turning to explicitly parallel instruction sets, with the emphasis on data-parallelism. Commercial processors now include small-scale data parallelism in their SIMD media extensions, such as Intel's SSE [6] and PA-RISC's MAX-2 [11]. Research prototypes such as VIRAM [9], Raw [21], and Imagine [7] all take advantage of larger degrees of parallelism, both to increase arithmetic performance and to mask the effects of memory latency. In spite of the latency-hiding features, and in the case of VIRAM the tight integration with DRAM memory, temporal locality is still critical. The three research processors take different approaches to the data-movement problem, with Raw at one extreme providing arbitrary movement between "tiles," providing a kind of on-chip message passing machine model, and VIRAM at the other providing only a limited set of regular permutation patterns between vector registers in the register set.

In this paper, we explore the use of StreamIt language and compiler [5], which generates code for the Raw machine, and extend it to generate data-movement code in VIRAM, a quite different task than in Raw. We augment the StreamIt compiler with new intermediate representations and operators to collect and analyse data-movements between data-parallel 'parts' of an application. The revised compiler that does *data-movement analysis* is called StreamIt-to-VIRAM. The data-movement instructions in VIRAM provide only limited set of permutations to ease the hardware implementation [10]. But, we show that it gives some codes an enormous performance boost as it avoids using memory to rearrange data, and we show that automatic code generation is feasible using the StreamIt model. Previous work has used these instructions only from hand-coded assembly language [23, 4], and for the single special case of automatically generated code for reduction operations [9]. We note that existing techniques in vectorizing compilers for generating reductions can't be easily extended to solve our problem, as the existing techniques proceed by identifying linear recurrences on associative operations like sum and minimum in a single loop, but the permutation instructions that we are interested in involve non-linear recurrences usually spread

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to publish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.

Copyright 200X ACM X-XXXXX-XX-X/XX/XX ...\$5.00.




Figure 1: A comparator network  $CN$  for 8-element sequences. Each arrow represents a comparator, and the inset shows the function of a single comparator. Readers familiar with bitonic sequences would recognize this network as a bitonic merger that sorts an input bitonic sequence of length 8 [24].

across many loops.

We sum up the main contributions of this work below.

- We propose a new approach for automatically generating certain vector permutations in VIRAM, and demonstrate the approach using our StreamIt-to-VIRAM compiler.
- Using two benchmark problems, sorting and Fast Fourier Transforms, we show that the performance of our StreamIt-to-VIRAM compiler is competitive with the best hand-coding on VIRAM.
- We provide a modular approach to solve the problem. Specifically, we decompose the complex task of generating permutation instructions into several simpler tasks or modules that perform some direct transformations, and the internal representations of our compiler serve as clean interfaces between these modules. Our modular approach has implications for compiler writers on commercial and research architectures, as the permutation instructions are quite similar to some SIMD media extensions such as Intel’s SSE [6] and PA-RISC’s MAX-2 [11].
- We show that automatic code generation of data-movement code is feasible using the StreamIt model. The approach of describing applications in StreamIt as a high-level structure, called the stream-graph, greatly simplifies data-movement analysis when compared to a compiler for a language like C or Fortran.

We first introduce a motivating example (Section 2), and use it as a running example to explain the StreamIt-to-VIRAM compiler (Sections 3, 4, 5). We then present the results of this work (Section 6), related work (Section 7), and some future directions for this work (Section 8).

## 2. MOTIVATING EXAMPLE AND BACKGROUND

This section introduces a simple example application, and uses it to provide a brief background on VIRAM and StreamIt.




Figure 2: Permutations caused by `vhalfup` (a) and `vhalfdn` (b) instructions, illustrated with 8 elements per vector register. The figure is from [8]. Except for the direction of elements’ motion, a `vhalfup` and `vhalfdn` instruction with the same programmable parameter (set in  $vindex$ ) are similar. The instructions don’t modify the shaded elements of the destination registers. The vector length must be a power of two for both the instructions.

The application is a comparator network  $CN$  shown in Figure 1 [25]. Each stage of  $CN$  exhibits data-parallelism, and hence can be vectorized. Vectorizing one stage involves executing operations like “vector min” and “vector max” on the stage’s two input vector registers to obtain the stage’s two output vector registers. The stage’s first input vector register holds the input element at the tail of the 4 comparators of the stage, while the stage’s second input register holds the input element at the head of the comparators (some registers are marked in Figure 1; in this paper, a register simply means a vector register). The stage’s two output registers similarly hold the output elements at the tail and head of the 4 comparators. The data rearrangement needed between one stage’s output vector registers and the next stage’s input vector registers are the subject of this work.

### 2.1 VIRAM

We describe `vhalfup` and `vhalfdn` instructions (let  $vhalfdd$  refer to either `vhalfup` or `vhalfdn` hereafter), to show that `vhalfdd` permutations on one stage’s output registers can be used to set up the next stage’s input register. Since `vhalfdd` permutations are more regular than arbitrary permutations, they require less chip area and execute fast [10]. We don’t look at VIRAM’s other data-movement instructions, as they are either general and hence execute slow (eg. vector compress and expand) [8], or are exploited by the existing compiler (eg. reduction operation). As shown in Figure 2, the `vhalfdd` instructions divides the source register into blocks of size  $2 \cdot 2^{vindex}$ , shifts half of the elements within each block by  $2^{vindex}$  elements, and writes them into the corresponding position in the destination register.

### 2.2 StreamIt

We describe a subset of StreamIt here, and continue the running example from Figure 1. An application is expressed in StreamIt as a network of computational entities called filters. Filters communicate with neighboring filters via FIFO queues using the operations of  $push(value)$  and  $pop()$ . The

*work* function that does the computation is invoked at every fine-grained execution of the filter, and the number of items pushed (popped) during each invocation, is the *push value* (*pop value*). Figure 3 shows the code of our running example, and Figure 4 the corresponding stream-graph.

The high-level structures in this stream-graph are pipelines, which sequentially compose streams (filters or other constructs), and splitjoins, which compose independent streams that diverge from a common *splitter* and merge into a common *joiner*. The splitter and joiner of a splitjoin are key places in the stream-graph where data-movement happens. StreamIt is a static language, i.e., the stream-graph structure (including the *push* and *pop* values, and roundrobin weights associated with roundrobin splitters and joiners) must be known at compile-time. A steady-state schedule is an ordering of the executions of filters, splitters, and joiners of the stream-graph that satisfies certain data-dependence semantics. A hierarchical steady-state schedule [5] is used as the *underlying schedule* for data-movement analysis in this work. The number of executions in the underlying schedule of a filter, splitter or joiner, is referred to as *multiplicity* in this paper.

### 3. DATA-MOVEMENT ANALYSIS

Data-movement analysis is the process of obtaining and analysing data-movements. First, we need a framework (a basis) for doing it, and this section presents such a framework (Section 3.2) inspired by a subset of features of StreamIt (Section 3.1). Our StreamIt-to-VIRAM compiler augments StreamIt with new representations and operators that help in data-movement analysis (they are described in this section and the next two).

#### 3.1 Data-movement-specific features of StreamIt

The features of StreamIt used in our StreamIt-to-VIRAM compiler for data-movement analysis are listed below. These features could prove useful to extend data-movement analysis to other source languages like C.

**1. Static nature:** StreamIt’s various static requirements let the stream-graph structure and steady-state schedule [5] to be determinable at compile-time. The concrete foundation provided by the stream-graph structure and (underlying) schedule greatly simplifies data-movement analysis.

**2. Data-parallelism construct:** A data-parallelism construct like splitjoin is important, since we are interested mainly in data-movements between data-parallel components of the application. A *vectorizable set* captures the notion of a data-parallel component, and is defined as a set of filters of same identity (hence same *work* function, *push* and *pop* values, etc.) and same multiplicity that additionally satisfy the condition: these filters are the only independent filters in a splitjoin (called the enclosing splitjoin). The stream-graph in Figure 4 has three vectorizable sets that comprise the filters in *Stage1*, *Stage2* and *Stage3* splitjoins respectively (the enclosing splitjoin can also contain other splitjoins; eg. *Stage2* splitjoin)

**3. Data-centric abstractions:** The *push* and *pop* FIFO queues and splitter and joiner abstractions in StreamIt are very much data-centric. Let’s see their effect on data-movement analysis. We assume in this paper that the multiplicity of the filters of a vectorizable set is 1 (without loss of generality [17]). Then, each of these filters produces *push* values and consumes *pop* values in the underlying schedule. Hence,

the vectorizable set as a whole has *push def vectors* and *pop use vectors*, with each def or use vector’s length being the number of filters in the vectorizable set. Figure 5 illustrates different vectors, and also shows how def and use vectors correspond to output and input vector registers respectively of a vectorizable set. Thus, data-movement analysis now reduces to the problem of determining how to get a use vector from the def vector(s) that contributes data to the use vector.

**4. Decomposable data-movements:** A “global” data-movement captures how data gets routed between def vectors that contribute data to a use vector and the use vector itself (for example, the def vectors “*b*” and “*c*” contribute to the use vector *VR3* in Figure 5). A global data-movement is decomposable into a set of simple local data-movements at splitters or joiners that lie in the path in the stream-graph from the contributing def vectors to the use vector.

#### 3.2 StreamIt-to-VIRAM’s Data-movement framework

This section presents a new representation called *views* as part of a framework for doing data-movement analysis. *Vectorizable sets*, their *use* and *def vectors*, *edge vectors* (Figure 5), and *views* all constitute a natural framework or basis for doing data-movement analysis. If the user exposes communication patterns in the application over a suitably fine-grained stream-graph, then the data-movements in the stream-graph are readily available for analysis under this framework. We require the programmer to use only a subset of StreamIt [17] similar to the one described in Section 2.2. We believe that this subset has a good chance of covering parts of the application *that can benefit from vhalffd permutations*. For example, the subset doesn’t contain duplicate splitters, and vhalffd permutations don’t involve duplications.

A view of an edge or use vector (called as edge or use view) describes the composition of the vector by recording the “origin” (specific def vector) and “position or index in origin” of each element of the vector separately. An example of an edge view in Figure 5 is the ordered set  $\{b[0], b[1], b[2], b[3], c[0], c[1], c[2], c[3]\}$  of the contents inside one edge vector. We exploit the contiguous regularity in this view to obtain a compact representation  $\{(\langle b \rangle + 0, +1, 4), (\langle c \rangle + 0, +1, 4)\}$ . Each structure of the form  $(\langle x \rangle + \text{offset}, \text{stride}, \text{length})$  in the view (we call it a subview), indicates a strided access on the vector  $x$ , and picks the  $(\text{offset} + 0 \cdot \text{stride})$ -th,  $(\text{offset} + 1 \cdot \text{stride})$ -th, ...,  $(\text{offset} + (\text{length} - 1) \cdot \text{stride})$ -th elements of  $x$ . Subviews can also be “struct-strided” accesses [17]. Use views provide sufficient information for generating permutation instructions, and edge views provide enough information for obtaining the use views. Hence, views serve as an important intermediate representation and key component of data-movement framework.

### 4. OBTAINING VIEWS

This section describes our extensions to the StreamIt compiler for obtaining the use views of all use vectors in the stream-graph, and forms the first phase of data-movement analysis. The task of obtaining use views is broken down into local tasks of obtaining edge views (“decomposable data-movements” feature in Section 3.1). The basic principle behind this decomposition strategy is the simulation of filter invocations and data-movements in the stream-graph, ac-

```

void->void pipeline Main {
  add DataSource(8);
  add ComparatorStage(4, 1); //Stage1
  add MiddleStage;          //Stage2
  add ComparatorStage(4, 2); //Stage3
  add DataSink(8);
}

int->int filter Comparator {
  work push 2 pop 2 {
    int elem1 = pop();
    int elem2 = pop();
    int mink = min(elem1, elem2);
    int maxk = max(elem1, elem2);
    push(mink);
    push(maxk);
  }
}

int->int splitjoin ComparatorStage(int N, int W) {
  split roundrobin(W); //splitter
  for (int i=0; i<N; i++) {
    add Comparator;
  }
  join roundrobin(W); //joiner
}

int->int splitjoin MiddleStage {
  split roundrobin(4); //splitter
  add ComparatorStage(2, 1); //Stage2a
  add ComparatorStage(2, 1); //Stage2b
  join roundrobin(4); //joiner
}

```

Figure 3: StreamIt code for the comparator network  $CN$  from Figure 1. The  $DataSource(n)$  filter (code not shown) *only pushes* the  $n$  input elements from a "source\_array", and the  $DataSink(n)$  filter (code not shown) *only pops* the  $n$  output elements into a "sink\_array". A  $roundrobin(W)$  splitter, in one *round*, sends the first  $W$  items to the first stream in the splitjoin, the next  $W$  items to the second stream, and so on. A  $roundrobin(W)$  joiner has a similar function.




Figure 4: A stream-graph  $G_{CN}$  modelling the comparator network  $CN$  from Figure 1. The edges in the figure represent FIFO queues. The numbers inside a splitter or joiner are the roundrobin weights, and those near the output and input of each filter are the *push* and *pop* values respectively (this convention is followed in all figures). The small number near the bottom of each *Comparator* filter (a filter of *identity* 'Comparator') is the filter's 'position' in either of splitjoins,  $Stage1$ ,  $Stage2$  or  $Stage3$ .




Figure 5: A section of the stream-graph of Figure 4 annotated with the underlying schedule’s execution. The edge vectors represent the corresponding FIFO queues (the first element of the edge vector is the head of the FIFO queue, and so on). A *def vector* collects appropriate elements from edge vectors at the output of a vectorizable set, so it corresponds to an output vector register of the vectorizable set (this observation, which is similarly true for *use vectors*, follows from visualizing a data-parallel execution of the vectorizable set; see also Section 2).

cording to the underlying schedule. The simulation needs only the static values of the stream-graph, and the *work* functions of filters are abstracted out of the simulation. Though the simulation here is analogous to the one done by the StreamIt-to-Raw compiler [5], its purpose and implementation are quite different. The simulation here is for recognizing communication patterns mappable to VIRAM’s permutation instructions, but the one in StreamIt-to-Raw is for communication scheduling. The simulation in this work records the regularity structure in communication patterns using views and its associated operator *apply\_stride*.

The *apply\_stride* operator plays a key role in obtaining edge and use views. It applies a strided access on an input view to return an output view. In more detail, it outputs a view of a vector that is obtained by applying a strided access (specified by *offset*, *stride* and *length*) on the input vector (the use or edge vector described by the input view). For example, an *apply\_stride* of (*offset*, *stride*, *length*) on an input view  $\{(\langle a \rangle + \text{offset}, \text{stride}, \text{length})\}$  returns the output view,  $\{(\langle a \rangle + \text{offset} \cdot \text{stride} + \text{offset}, \text{stride} \cdot \text{stride}, \text{length})\}$ . For an elaborate description of *apply\_stride*, see [17].

The edge views are obtained by traversing the edges of the stream-graph in a topological order (i.e., an edge is visited only after visiting all neighbouring edges coming into that edge). The current edge being visited could lie at the output of a splitter, joiner or filter, so the view of edge vector at the current edge is obtained by merely simulating the working of a splitter, joiner or filter, according to the underlying schedule. These simulations can be done efficiently using the *apply\_stride* operator [17].


Once we have the edge views at a vectorizable set’s input, we can readily obtain its use views. Specifically, the *p*th use view of the vectorizable set is an *apply\_stride* of (*p*, *+pop*, *vlength*) on a view that is the concatenation of edge views at the vectorizable set’s input (here *pop* is the *pop* value of a filter of this set, and *vlength* is the number of filters in this set). Figure 6 illustrates the whole exercise of obtaining

edge and use views, and is easily understood by comparing it with Figure 5.

## 5. ANALYSING VIEWS

Analysing views forms the second phase of data-movement analysis. Equipped with the use views of all use vectors returned by the first phase, we generate permutation instructions by looking for access patterns (or structure) in these views *that are mappable to vhalfdd permutations*. Instead of working directly with views, we work with an alternate characterization of a use vector’s composition, called the *usage and location patterns* that are derived from use views. These patterns simplify the generation of vhalfdd (especially multiple vhalfdd) permutations, so we look at them first.

Consider a specific use vector *UV*. The usage and location pattern is defined for each def vector that contributes data to *UV*. Let contributed elements of a def vector refer to its data elements that end up in *UV*. Then, the position or index of each contributed element of a def vector *in the def vector itself* is the usage pattern of the def vector, and that *in the use vector* is the location pattern of the def vector. For example, if *UV*’s composition is  $\{a[0], b[0], a[1], b[1]\}$ , both *a* and *b* contribute their first two elements to *UV* and hence have the same usage pattern, which is the ordered set  $\{0,1\}$ . However, *a* and *b*’s location pattern is the ordered set  $\{0,2\}$  and  $\{1,3\}$  respectively. To clarify, if the *d*th element of the def vector ends up in *u*th position of *UV*, then *d* and *u* are present (say, as the *i*th value) in the ordered set representing a def vector’s usage and location pattern respectively. Having defined usage and location patterns using ordered sets, the next step is to compact these sets using a “block-stride” representation. A block-stride represents a usage or location pattern using four parameters (*offset*, *stride*, *length*, *blocking-factor*), as follows. Consider a vector of all possible positions or indices  $\{0, 1, 2, \dots\}$ , and group every *blocking-factor* adjacent elements of this vector into blocks. The result is a new vector *V* of blocks, and a



**Figure 6: Obtaining edge and use views on a section of the stream-graph of Figure 4. Compare the views in this figure with the vectors in Figure 5.**

strided access of  $(\langle V \rangle + \text{offset}, \text{stride}, \text{length})$  on  $V$  returns some blocks. The ordered set of positions in the returned blocks gives the pattern represented by this block-stride. For example, if an usage or location pattern is the ordered set  $\{0,1,2,6,7,8,12,13,14\}$ , then the pattern is represented by the block-stride  $(0, +2, 3, \text{blockf}3)$  (*blockf* indicates *blocking-factor*). In this example, the vector  $V$  of blocks is  $\{(0,1,2), (3,4,5), (6,7,8), (9,10,11), (12,13,14)\}$ , and the underlined blocks are spaced at a stride of  $+2$ .

We now have the machinery to deduce or generate vhalfdd permutations from usage and location patterns that are represented as block-strides. A simple claim that lets us generate a single vhalfdd permutation follows. If **(A)** exactly two def vectors (allocated in registers  $VRS1$  and  $VRS2$ ) contribute data to a use vector (allocated in  $VRD$ ), **(B)** the usage pattern of both the def vectors w.r.t the use vector are  $(\text{offset}, +2, \text{length}, \text{blockf} 2^{\text{vidx}})$  with  $\text{offset}$  being 0 or 1 and  $\text{length}$  being a power of two, and **(C)** the location pattern of the first and second def vector w.r.t the use vector are  $(0, +2, \text{length}, \text{blockf} 2^{\text{vidx}})$  and  $(1, +2, \text{length}, \text{blockf} 2^{\text{vidx}})$  respectively, **then** we can generate  $\text{vhalfup}(VRD, VRS1, VRS2, \text{vidx})$  if  $\text{offset}$  is 0 or  $\text{vhalfdn}(VRD, VRS2, VRS1, \text{vidx})$  if  $\text{offset}$  is 1, to set up data in the use vector. In the claim,  $\text{vhalfdd}(\text{vrdest}, \text{vrsrc1}, \text{vrsrc2}, \text{vindex})$  is a shorthand for the two-instruction sequence: `copy vrdest, vrsrc1` and `vhalfdd vrdest, vrsrc2`. The claim is easy to verify, and applying it to Figure 6 shows that  $VR3$  can be set up with proper data by a  $\text{vhalfup}(VR3, VR1, VR2, 1)$ , and  $VR4$  can be set up by a  $\text{vhalfdn}(VR4, VR2, VR1, 1)$ .

Multiple vhalfdd permutations combine the effect of a list (i.e., sequence) of single vhalfdd permutations to achieve a complex permutation of data. Here is an example ( $VRS1$  and  $VRS2$  are source,  $VRD$  is destination, and  $VRT$  are temporary registers):

- Pair 1:  $\text{vhalfup}(VRT1, VRS1, VRS2, 2), \text{vhalfdn}(VRT2, VRS2, VRS1, 2)$
- Pair 2:  $\text{vhalfup}(VRT3, VRT1, VRT2, 1), \text{vhalfdn}(VRT4, VRT2, VRT1, 1)$
- Last:  $\text{vhalfup}(VRD, VRT3, VRT4, 0)$

A list of arbitrary single vhalfdd permutations is difficult to deduce, so we only consider a "constrained list" [17] of vhalfdd permutations (motivated by the Bitonic Sort application). A constrained list has three parameters, *orientation*,  $\text{vidx}_{beg}$  and  $\text{vidx}_{end}$ . The above example is a constrained list with orientation 0,  $\text{vidx}_{beg}$  2, and  $\text{vidx}_{end}$  1 (orientation would be 1 if the "Last:" instruction in the example were a  $\text{vhalfdn}(VRD, VRT4, VRT3, 0)$  instead). A claim that lets us generate a constrained list, and is similar to the claim seen above, follows. If **(A)** exactly two def vectors contribute data to a use vector, **(B)** the usage pattern of both the def vectors are  $(\text{offset}, +2, \text{length}, \text{blockf} 2^{\text{vidx}_{end}})$  with  $\text{offset}$  being equal to *orientation* (and hence only 0 or 1) and  $\text{length}$  being a power of two, and **(C)** the location pattern of the first and second def vector are  $(0, +2, \text{length}', \text{blockf} 2^{\text{vidx}_{beg}})$  and  $(1, +2, \text{length}', \text{blockf} 2^{\text{vidx}_{beg}})$  respectively, **then** we can generate a constrained list of vhalfdd permutations with parameters, *orientation*,  $\text{vidx}_{beg}$  and  $\text{vidx}_{end}$  to set up data in the use vector. In the claim,  $\text{length} \cdot 2^{\text{vidx}_{end}} = \text{length}' \cdot 2^{\text{vidx}_{beg}}$ . By the claim, we can generate the example constrained list above if,  $VRS1$  and  $VRS2$  have the same usage pattern  $(0, +2, \text{length}, \text{blockf} 1)$ , and location patterns  $(0, +2, \text{length}', \text{blockf} 4)$  and  $(1, +2, \text{length}', \text{blockf} 4)$  respectively, w.r.t  $VRD$ . The claim can be inductively proved by stepping through the constrained list's permutations and noticing their effect on the patterns.

## 6. RESULTS

### 6.1 Setup

The StreamIt-to-VIRAM compiler described in this work is implemented by integrating the StreamIt compiler, which we modified to do data-movement analysis, and the existing VIRAM vectorizing C compiler *vcc*. The implementation is a proof-of-concept, and the compilation process is fully automated except for two minor phases. Note that *no* assembly-level hand optimizations is done in these two phases [17], and there is no fundamental obstacle against automating these phases in future. The benchmark applica-

tions FFT [23, 26], and Bitonic Sort [24, 25] were considered to test our compiler. The benchmarks were chosen so that they contain data rearrangements implementable using both memory accesses and permutation instructions, and hence exhibit a tradeoff in the number of register-register operations per memory access.

## 6.2 Performance on VIRAM

VIRAM-1, a prototype VIRAM processor targeted to run at 200 MHz [9], was recently fabricated. It is not yet running in a test environment, and we obtain these results using a near cycle-accurate simulator. The performance of FFT on VIRAM is shown in Table 1, and two observations are immediate: Vhlfdd permutations are important in accelerating FFT (this agrees with the result in [23] on the superiority of vhfdd permutations over other assembly optimizations for FFT), and our compiler beats even the hand-optimized code of [22]. Our StreamIt-to-VIRAM compiler performs better than the hand-optimized code, because the former uses faster unit-stride vector loads [4] instead of indexed vector loads during the final few FFT stages. But, in order to use unit-stride loads, the FFT code produced by our compiler uses roughly 6 times more memory space than the hand-optimized code.

The results of Bitonic Sort are in Table 2. Hand-coding bitonic sort to exploit vhfdd permutations is very tedious as a simple data-movement in the application can translate to multiple vhfdd permutations in the assembly code (Section 5), and our StreamIt-to-VIRAM compiler provides a far better alternative. Some basic backend optimizations are absent in *vcc* [10], but a positive note in [10] says that these optimizations are “straightforward to add in future and have been available for years in all commercial compilers”. Recall that the StreamIt-to-VIRAM compiler also uses *vcc*, and we tackle the absence of the basic backend optimizations via a “cleanup” (see Table 2) done by hand, to mainly remove spill and unwanted code from the final assembly file produced by the StreamIt-to-VIRAM compiler.

## 7. DISCUSSION AND RELATED WORK

Compilation of communication in an application involves the process of *generating* and *scheduling* communication operations. The thrust of this work is in generating communication operations, as each high-level communication operation (permutation instruction) translates to a *hardcoded* schedule of basic data transfers on VIRAM’s on-chip communication network. To this end, this work is different from studies whose thrust is in communication scheduling. Examples of such efforts include those in a traditional multiprocessor setting [2, 20] or on-chip communication setting [13, 15], and their thrust is in scheduling because the communication operations involved are usually low-level primitives like send and receive. The same argument applies to previous work like [19] that map synchronous dataflow languages [1] to multiprocessor DSP architectures (See [5] for a discussion on how StreamIt is closely related to the class of synchronous dataflow languages).

We now put our work in the context of other works whose thrust was on communication generation. Commercial vectorizing compilers generate vector reductions by identifying linear recurrences in a single loop [8]. But these techniques can’t be easily extended to generate vhfdd permutations, because non-linear recurrences as in FFT are usually spread

across many loops and can come in many algorithmic descriptions [8]. Previous work used vhfdd permutation instructions only from hand-coded assembly language [23, 4], and our approach provides one solution to automatically generate vhfdd permutations. Another work [14] uses syntactic pattern matching techniques to get communication generation for massively parallel processors. However, they focus on simple uniform or aggregate operations like shift, rotate, transpose, etc., and don’t demonstrate their technique for operations like shuffle-exchanges [14] (which are similar to vhfdd permutations). Further, we note here that our approach is more robust than syntactic pattern matching approaches as we *simulate the data-movements* through the application to obtain views. So, as long as the program is expressed in a fine-grained fashion that exposes the data-movements, communication generation is less sensitive to the programmer’s actual style of coding the data-movements.

We now discuss short vector code generation [3] in the SPIRAL [18] framework. Given a matrix representation of an application in SPL (the input language of SPIRAL), the SPIRAL system generates formulas that correspond to different factorizations of the matrix and chooses the efficient formula for the target. The authors of [3] use this formula to generate short vector code including permutation code. But the permutations are directly obtained from the formulas that SPIRAL generates, hence the need to deduce permutation instructions from a programmer-written code doesn’t arise.

Finally we note that our work is orthogonal and complementary to works that propose new data-movement instructions [12]. These works focus on designing new permutation primitives capable of realising any arbitrary permutation efficiently, and not really on deducing the permutations from a high-level description. Our approach provides means for testing the feasibility of automatic code-generation of the new permutations, thereby impacting their inclusion in the instruction set.

## 8. CONCLUSIONS

This paper presented a *modular* approach for automatic code-generation of vhfdd permutations in VIRAM. We showed that our approach performs competitively with hand-coded assembly and vhfdd permutations provide an enormous performance boost for the benchmarks considered. Our modular approach demonstrates StreamIt’s usefulness in data-movement analysis. Internal representations like views help achieve modularity by serving as clean interfaces between different phases of the compiler, which would be useful in retargeting to other vector or SIMD instruction sets.

A natural question at this juncture is: How *extensible* is the approach taken in this work to generate other permutation instructions? The answer is closely linked with the data-movement specific features of StreamIt (Section 3.1). Our approach could be extended to generate a permutation instruction, if the instruction’s data rearrangement can be represented using the *structure* of the stream-graph (i.e., using the splitters and joiners that lie along the path from the relevant def vectors to the use vector). Hence, instructions with dynamic access patterns (eg. the powerful “vperm” instruction from Motorola’s AltiVec [16]) cannot be represented in this framework. But, interesting examples of in-

Method of Programming	Exploits vhalfdd permutations?	Performance (h/w peak: 1,600 MFlops)
C code and <i>vcc</i> compiler	No	94 MFlops
StreamIt-to-VIRAM compiler	Yes	1,109 MFlops
Hand-optimized assembly code based on [22]	Yes	898 MFlops

**Table 1: Performance comparison of different methods of coding FFT in VIRAM on  $N = 256$  complex elements (the real and imaginary parts are 32-bit floating point numbers).**

Method of Programming	Exploits vhalfdd permutations?	Performance (h/w peak: 1,600 MOps)
C code and <i>vcc</i> compiler	No	19 MOps
StreamIt-to-VIRAM compiler	Yes	180 MOps
StreamIt-to-VIRAM compiler + cleanup	Yes	737 MOps
Hand-optimized assembly code used in DIS histogram benchmark [4]	Yes	738 MOps*

**Table 2: Performance comparison of different methods of coding Bitonic Sort in VIRAM on  $N = 128$  32-bit integers. (\* - This code sorts only 64 elements, and is part of the DIS histogram benchmark [4].)**

structions that could be represented are the “high or low unpack and interleave” instructions from Intel’s SSE [6], and “mixR or mixL” instructions from PA-RISC’s MAX-2 [11] (surprisingly, mixR and mixL are analogous to vhalfup and vhalfdn instructions respectively). All of these instructions add explicit parallelism to the instruction set, and history has shown that the ability to compile for such extensions is critical. Our work demonstrates that VIRAM-style regular permutation instructions are not only efficient from a hardware perspective, but can also be reasonably supported by compilers from a high-level parallel language like StreamIt.

## Acknowledgements

We would like to thank members of the StreamIt group at MIT for letting us modify their compiler infrastructure. In particular, we would like to thank Bill Thies of the group for his constant support and co-operation, and instantaneous email replies!

## 9. REFERENCES

- [1] S. Bhattacharyya, P. Murthy, and E. Lee. *Software Synthesis from Dataflow Graphs*. Kluwer Academic Press, 1996.
- [2] A. Eberhart and J. Li. Contention-Free Communication Scheduling on 2D Meshes. In *Proceedings of the 1996 International Conference on Parallel Processing*, volume 1, pages 44–51, Bloomington, IL, Aug 1996.
- [3] F. Franchetti and M. Püschel. Short Vector Code Generation for the Discrete Fourier Transform. In *Proceedings of the 17th International Parallel and Distributed Processing Symposium*, Nice, France, Apr 2003.
- [4] B. Gaeke, P. Husbands, X. Li, L. Oliker, K. Yelick, and R. Biswas. Memory-Intensive Benchmarks: IRAM vs. Cache-Based Machines. In *Proceedings of the 16th International Parallel and Distributed Processing Symposium*, Ft. Lauderdale, Florida, Apr 2002.
- [5] M. Gordon, W. Thies, M. Karczmarek, J. Lin, A. Meli, A. Lamb, C. Leger, J. Wong, H. Hoffmann, D. Maze, and S. Amarasinghe. A stream compiler for communication-exposed architectures. In *Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems*, pages 291–303, San Jose, California, Oct 2002.
- [6] Intel Corporation. *The IA-32 Intel Architecture Software Developer’s Manual (245470)*, 2003.
- [7] B. Khailany, W. Dally, U. Kapasi, P. Mattson, J. Namkoong, J. Owens, B. Towles, A. Chang, and S. Rixner. Imagine: Media Processing With Streams. *IEEE Micro*, 21(2):35–46, Mar 2001.
- [8] C. Kozyrakis. Scalable Vector Media-processors for Embedded Systems. Technical Report CSD-02-1183, Computer Science Division, University of California at Berkeley, May 2002.
- [9] C. Kozyrakis, D. Judd, J. Gebis, S. Williams, D. Patterson, and K. Yelick. Hardware/compiler codevelopment for an embedded media processor. *Proceedings of the IEEE*, 89(11):1694–1709, Nov 2001.
- [10] C. Kozyrakis and D. Patterson. Vector Vs Superscalar and VLIW Architectures for Embedded Multimedia Benchmarks. In *Proceedings of the 35th Annual IEEE/ACM International Symposium on Microarchitecture*, pages 283–293, Instabul, Turkey, Nov 2002.
- [11] R. Lee. Subword-parallelism with MAX-2. *IEEE Micro*, 16(4):51–59, Aug 1996.
- [12] R. Lee. Subword Permutation Instructions for Two-Dimensional Multimedia Processing in MicroSIMD Architectures. In *Proceedings of the IEEE 11th International Conference on Application-Specific Systems, Architectures, and Processors*, pages 3–14, Boston, Massachusetts, Jul 2000.
- [13] W. Lee, R. Barua, M. Frank, D. Srikrishna, J. Babb, V. Sarkar, and S. Amarasinghe. Space-time scheduling of instruction-level parallelism on a raw machine. In *Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operating Systems*, pages 46–57, San Jose, California,

1998.

- [14] J. Li and M. Chen. Compiling communication-efficient programs for massively parallel machines. In *IEEE Transactions on Parallel and Distributed Systems*, volume 2, pages 361–376, Jul 1991.
- [15] P. Mattson, W. Dally, S. Rixner, U. Kapasi, and J. Owens. Communication scheduling. In *Proceedings of the 9th International Conference on Architectural Support for Programming Languages and Operating Systems*, pages 82–92, Cambridge, Massachusetts, 2000.
- [16] Motorola, Inc. *AltiVec Technology Programming Environments Manual*, 2002.
- [17] M. Narayanan. Compiling Communication Access Patterns for a Vector Processor. Master’s thesis, Computer Science Division, University of California at Berkeley, to appear, 2003.
- [18] M. Püschel, B. Singer, J. Xiong, J. Moura, J. Johnson, D. Padua, M. Veloso, and R. Johnson. SPIRAL: A Generator for Platform-Adapted Libraries of Signal Processing Algorithms. *to appear in Journal of High Performance Computing and Applications*.
- [19] S. Sriram and E. Lee. Statically Scheduling Communication Resources in Multiprocessor DSP Architectures. In *Presented at the 28th Annual Conference on Signals, Systems, and Computers*, Nov 1994.
- [20] D. Surma and E. Sha. Collision graph based communication scheduling for parallel systems. *International Journal of Computers and their Applications*, Mar 1998.
- [21] M. Taylor, J. Kim, J. Miller, D. Wentzlaff, F. Ghodrat, B. Greenwald, H. Hoffman, P. Johnson, J. Lee, W. Lee, A. Ma, A. Saraf, M. Seneski, N. Shnidman, V. Strumpfen, M. Frank, S. Amarasinghe, and A. Agarwal. The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs. *IEEE Micro*, 22(2):25–35, Mar 2002.
- [22] R. Thomas. An Architectural Performance Study of the Fast Fourier Transform on Vector Iram. Technical Report CSD-00-1106, Computer Science Division, University of California at Berkeley, Aug 2000.
- [23] R. Thomas and K. Yelick. Efficient FFTs On VIRAM. In *Proceedings of the 1st Workshop on Media Processors and DSPs*, Haifa, Israel, Nov 1999.
- [24] <http://www.itl.fh-flensburg.de/lang/algorithmen/sortieren/bitonic/bitonicen.htm>. Website Reference for Bitonic Sort.
- [25] <http://www.itl.fh-flensburg.de/lang/algorithmen/sortieren/sortieren.htm>. Website Reference for Comparator Networks.
- [26] <http://www.cs.berkeley.edu/~demmel/cs267/lecture24/lecture24.html>. Lecture Notes of the Course on Applications of Parallel Computers (CS267), Computer Science Division, University of California at Berkeley, Mar 1996.