Citation Context

... of each horizontal and verticalchannel is a switch block that comprises of 50% pass-transistors and 50% tri-state buffers (see [10]). Connection-block and switchblock populations are both 100% (see =-=[11]-=-). 3. RECTANGULAR SWITCH BLOCK At the intersection of each horizontal channel and each vertical channel lies a switch block. Each switch block provides for programmable connections between tracks of t...

Citation Context

...ted in commercially available stand-alone FPGAs. Half of the circuits were sequential, and half were combinational. Each circuit was optimized and technologymapped using SIS [14] and Flowmap/Flowpack =-=[15]-=-. The logic elements were then packed to logic clusters using Vpack [16] and timing-driven placement and routing was performed using a modified version of VPR [16]. For each circuit and architecture, ...

Citation Context

...LTS To investigate the suitability of the new switch block family, we used an experimental approach. Twenty benchmark circuits from the Microelectronics Corporation of North Carolina (MCNC) were used =-=[13]-=-. Because we were primarily interested in circuits which would fit into an embedded programmable logic core, we chose circuits which were approximately 10% of the size of circuits which could be imple...

Citation Context

...very significant part of the routing flexibility, the design of a good switch block is of the utmost importance. Thus, there has been considerable work developing efficient switch block architectures =-=[4]-=-[5][6][7]. All of the previous switch blocks are square; in other words, they assume the same number of incident tracks for all sides. In our environment, however, vertical and horizontal channels wil...

Citation Context

...ignificant part of the routing flexibility, the design of a good switch block is of the utmost importance. Thus, there has been considerable work developing efficient switch block architectures [4][5]=-=[6]-=-[7]. All of the previous switch blocks are square; in other words, they assume the same number of incident tracks for all sides. In our environment, however, vertical and horizontal channels will ofte...

Citation Context

...e channel are staggered relative to each other [9]. At the intersection of each horizontal and verticalchannel is a switch block that comprises of 50% pass-transistors and 50% tri-state buffers (see =-=[10]-=-). Connection-block and switchblock populations are both 100% (see [11]). 3. RECTANGULAR SWITCH BLOCK At the intersection of each horizontal channel and each vertical channel lies a switch block. Each...

Citation Context

...y significant part of the routing flexibility, the design of a good switch block is of the utmost importance. Thus, there has been considerable work developing efficient switch block architectures [4]=-=[5]-=-[6][7]. All of the previous switch blocks are square; in other words, they assume the same number of incident tracks for all sides. In our environment, however, vertical and horizontal channels will o...

Citation Context

...ts which could be implemented in commercially available stand-alone FPGAs. Half of the circuits were sequential, and half were combinational. Each circuit was optimized and technologymapped using SIS =-=[14]-=- and Flowmap/Flowpack [15]. The logic elements were then packed to logic clusters using Vpack [16] and timing-driven placement and routing was performed using a modified version of VPR [16]. For each ...

Citation Context

... we assume, without loss of generality, that t y > t x. We assume a segmented architecture in which every track spans 4 logic clusters. Tracks of the same channel are staggered relative to each other =-=[9]-=-. At the intersection of each horizontal and verticalchannel is a switch block that comprises of 50% pass-transistors and 50% tri-state buffers (see [10]). Connection-block and switchblock population...

Citation Context

...ificant part of the routing flexibility, the design of a good switch block is of the utmost importance. Thus, there has been considerable work developing efficient switch block architectures [4][5][6]=-=[7]-=-. All of the previous switch blocks are square; in other words, they assume the same number of incident tracks for all sides. In our environment, however, vertical and horizontal channels will often h...

Citation Context

... a programmable logic core. In this case, the programmable logic core is simply another core that the system-on-a-chip designer can buy from a third party. Already, several companies offer such cores =-=[1]-=-[2]. The potential benefits of integrating fixed and programmable logic described above are so compelling that we feel that the ability to make post-fabrication changes in a fixed-function ASIC will e...

Citation Context

...programmable logic core. In this case, the programmable logic core is simply another core that the system-on-a-chip designer can buy from a third party. Already, several companies offer such cores [1]=-=[2]-=-. The potential benefits of integrating fixed and programmable logic described above are so compelling that we feel that the ability to make post-fabrication changes in a fixed-function ASIC will even...

Citation Context

...s of this paper. Specifically, this paper focuses on two aspects: Logic Block Switch Block Narrow Channel Wide Channel Figure 2: an FPGA with unequal horizontal and vertical channel capacities. 1. In =-=[3]-=-, it was suggested that for a rectangular FPGA, channels in the long direction should have more tracks than channels in the narrow direction (as shown in Figure 2). On average, signals will have to tr...