Trading hardware overhead for communication performance in mesh-type topologies

Trading hardware overhead for communication performance in mesh-type topologies (2010)

Cached

Download Links

by Claas Cornelius , Stephan Kubisch , Dirk Timmermann, et al.

Citations

885	Route packets, not wires: on-chip interconnection networks. In: - Dally, Towles - 2001
699	Networks on chips: a new SoC paradigm. - Benini, Micheli - 2002
677	Principles and Practices of Interconnection Networks - Dally, Towles - 2003
635	Virtual-Channel Flow Control - Dally - 1992
520	Interconnection Networks: An Engineering Approach - Duato, Yalamanchili, et al. - 1997
515	The future of wires - Ho, Mai, et al.
284	The Torus Routing Chip. - Dally, Seitz - 1986
280	A Generic Architecture for On-Chip Packet-Switched Interconnection,” - Guerrier, Greiner - 2000
261	A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks - Duato - 1993
212	A network on chip architecture and design methodology”, - Kumar - 2002
157	Design tradeoffs for tiled CMP on-chip networks,” in - Balfour, Dally - 2006
123	The Impact of Technology Scaling on Lifetime Reliability - Srinivasan, Adve, et al. - 2004
95	Flattened butterfly: a cost-efficient topology for high-radix networks - Kim, Dally, et al. - 2007
89	Flattened butterfly topology for on-chip networks,” in MICRO-40, - Kim, Balfour, et al. - 2007
88	Will physical scalability sabotage performance gains?” - Matzke - 1997
62	It's a small world after all": NoC performance optimization via long-range link insertion - Ogras, Marculescu - 2006
60	Express Cubes: Improving the Performance of k-ary n-cube Interconnection Networks - Dally - 1991
28	On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches. - Lee, Chang, et al. - 2007
24	Cost considerations in Network on Chip - Bolotin, Cidon, et al. - 2004
24	Application-specific network-onchip architecture customization via long-range link insertion," in - Ogras, Marculescu - 2005
18	RAMP: A Model for Reliability Aware Microprocessor Design", - Srinivasan - 2003
11	Toward Ideal On-Chip Communication Using Express Virtual Channels”. - Kumar - 2008
10	Exploring highdimensional topologies for noc design through an integrated analysis and synthesis framework,” in - Gilabert, Medardoni, et al. - 2008
10	On Network-on-Chip Comparison - Salminen, Kulmala, et al. - 2007
8	Communication architecture optimization: making the shortest path shorter in regular networks-on-chip,” - Ogras, Marculescu, et al. - 2006
6	comparison of network-on-chip and busses,” White paper - Arteris - 2005
5	A distributed multi-point network interface for low-latency, deadlock-free on-chip interconnects - Park
5	Survey of network-on-chip proposals,” White Paper, OCP-IP - Salminen, Kulmala, et al. - 2008
2	Network interface sharing techniques for area optimized noc architectures - Bertozzi, Medardoni, et al. - 2008
1	Leakage control with effcient use of transistor stacks in single threshold cmos - Johnson, Somasekhar, et al. - 1999