An efficient relaxation-based . . . (2006)
Citations
155 | Test Set Compaction Algorithms for Com-Binational Circuits
- Hamzaoglu, Patel
- 1998
(Show Context)
Citation Context ...s, full-scan versions of ISCAS-89 benchmark circuits have been used. The ISCAS-89 benchmark contains a number of circuits but only the largest seven sequential circuits are used in this work. MINTEST =-=[98]-=- generated test sets using both static and dynamic compaction have been used as 55sTable 4.1: Details of ISCAS-89 benchmarks and test sets used MINTEST Static compacted MINTEST Dynamic compacted Test ... |
147 |
LFSR-Coded Test Pattern for Scan Designs
- Koenemann
- 1991
(Show Context)
Citation Context ...ains architecture that uses a correction circuit [68]. Shi et al. [69] uses dictionary-based encoding on single or sequences of scan-inputs. The next class of techniques are ones using LFSR reseeding =-=[70, 71, 72, 73, 74, 75]-=-. The original test compression methodology using LFSR reseeding was proposed by Koenemann [70]. A seed is loaded into an LFSR and then the LFSR is run in an autonomous mode to fill a set of scan chai... |
122 |
Built-in Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers
- Hellebrand, Rajski, et al.
- 1995
(Show Context)
Citation Context ...ains architecture that uses a correction circuit [68]. Shi et al. [69] uses dictionary-based encoding on single or sequences of scan-inputs. The next class of techniques are ones using LFSR reseeding =-=[70, 71, 72, 73, 74, 75]-=-. The original test compression methodology using LFSR reseeding was proposed by Koenemann [70]. A seed is loaded into an LFSR and then the LFSR is run in an autonomous mode to fill a set of scan chai... |
122 |
On the Generation of Test Patterns for Combinational Circuits
- Lee, Ha
- 1993
(Show Context)
Citation Context ...ed in the comparison according to the comparison criteria. Table 4.14 presents comparison with a MUXs network based decompressor [90]. This scheme also uses a static reconfiguration approach. ATLANTA =-=[99]-=- ATPG tool has been used to generate the test sets and 100 scan chains are used for all circuits. Separate comparisons are given according to M value, total vectors count, and the highest achieved com... |
97 | Reducing Test Application Time for Full Scan Embedded Cores
- Hamzaoglu, Patel
- 1999
(Show Context)
Citation Context ...are broadcasted to multiple scan chains within a core or across multiple cores. The broadcast mode is used when the vectors going into multiple chains are compatible. Illinois Scan Architecture (ISA) =-=[18]-=- was 13sintroduced to reduce data volume and test application time by splitting a given scan chain into multiple segments. Since a majority of the bits in ATPG patterns are don’t care bits, there are ... |
88 | Scan Vector Compression/Decompression Using Statistical Coding
- Jas, Ghosh-Dastidar, et al.
- 1999
(Show Context)
Citation Context ...circuit under test. Most compression techniques of this type compress TD without requiring any structural information about the embedded cores. Proposed compression schemes include statistical coding =-=[39, 40]-=-, 18sselective Huffman coding [41], mixed run-length and Huffman coding [42], Golomb coding [43], frequency-directed run-length (FDR) coding [44], geometric shape-based encoding [45], alternating run-... |
84 | Test Volume and Application Time Reduction Through Scan Chain Concealment
- Bayraktaroglu, Orailoglu
- 2001
(Show Context)
Citation Context ...The Embedded Deterministic Test method [76] uses a ring generator which is an alternative linear finite state machine that offers some advantages over an LFSR. Another group of compression techniques =-=[77, 78]-=- breaks the single long scan chain down into multiple internal scan chains that can be simultaneously sourced. Because the number of I/O pins available from the ATE is limited, a decompression network... |
74 |
Embedded Deterministic Test
- Rajski, Tyszer, et al.
- 2004
(Show Context)
Citation Context ...s don’t cares), the corresponding seeds can be computed for each test cube by solving a system of linear equations based on the feedback polynomial of the LFSR. The Embedded Deterministic Test method =-=[76]-=- uses a ring generator which is an alternative linear finite state machine that offers some advantages over an LFSR. Another group of compression techniques [77, 78] breaks the single long scan chain ... |
65 | Test Data Compression Using Dictionaries with Selective Entries and Fixed-Length Indices
- Li, Chakrabarty, et al.
- 2003
(Show Context)
Citation Context ...ssion techniques based on LZ77, LZW and test-data realignment methods are proposed by Pomeranz and Reddy [63], Knieser et al. [64] and Wolff 20sand Papachristou [65], respectively. Li et al. proposed =-=[66]-=- a compression technique using dictionary with fixed-length indices for multiple-scan chain designs. A hybrid coding scheme, combining alternating run-length and dictionary-based encoding, is proposed... |
55 | Reducing Test Data Volume Using LFSR Reseeding with Seed Compression
- Krishna, Touba
- 2002
(Show Context)
Citation Context ...ains architecture that uses a correction circuit [68]. Shi et al. [69] uses dictionary-based encoding on single or sequences of scan-inputs. The next class of techniques are ones using LFSR reseeding =-=[70, 71, 72, 73, 74, 75]-=-. The original test compression methodology using LFSR reseeding was proposed by Koenemann [70]. A seed is loaded into an LFSR and then the LFSR is run in an autonomous mode to fill a set of scan chai... |
54 | Test Data Compression and Test Resource Partitioning for System-on-a-Chip Using Frequencydirected Run-length (FDR) Codes
- Chandra, Chakrabarty
- 2003
(Show Context)
Citation Context ...sed compression schemes include statistical coding [39, 40], 18sselective Huffman coding [41], mixed run-length and Huffman coding [42], Golomb coding [43], frequency-directed run-length (FDR) coding =-=[44]-=-, geometric shape-based encoding [45], alternating run-length coding using FDR [46], extended FDR coding [47], MTC coding [48], variable-input Huffman coding (VIHC) coding[49], ninecoded compression t... |
48 | An Efficient Test Vector Compression Scheme Using Selective Huffman Coding
- Jas, Gosh-Dastidar, et al.
- 2003
(Show Context)
Citation Context ...echniques of this type compress TD without requiring any structural information about the embedded cores. Proposed compression schemes include statistical coding [39, 40], 18sselective Huffman coding =-=[41]-=-, mixed run-length and Huffman coding [42], Golomb coding [43], frequency-directed run-length (FDR) coding [44], geometric shape-based encoding [45], alternating run-length coding using FDR [46], exte... |
48 |
Test Data Decompression for Multiple Scan Designs with Boundary Scan
- Rajski, Tyszer, et al.
- 1998
(Show Context)
Citation Context ...ains architecture that uses a correction circuit [68]. Shi et al. [69] uses dictionary-based encoding on single or sequences of scan-inputs. The next class of techniques are ones using LFSR reseeding =-=[70, 71, 72, 73, 74, 75]-=-. The original test compression methodology using LFSR reseeding was proposed by Koenemann [70]. A seed is loaded into an LFSR and then the LFSR is run in an autonomous mode to fill a set of scan chai... |
44 |
Testing ICs: Getting to the Core of the Problem
- Murray, Hayes
- 1996
(Show Context)
Citation Context ...and data memory are limited. Therefore, design and test engineers need new techniques for decreasing data volume. Built-in self-test (BIST) has emerged as an alternative to ATE-based external testing =-=[7]-=-. BIST offers a number of key advantages. It allows precomputed test sets to be embedded in the test sequences generated by on-chip hardware. It supports test reuse, at-speed testing, and protects int... |
44 | Reducing Test Application Time Through Test Data Mutation Encoding
- Reda, Orailoglu
- 2002
(Show Context)
Citation Context ...g [47], MTC coding [48], variable-input Huffman coding (VIHC) coding[49], ninecoded compression technique [50], Burrows-Wheeler transform based compression [?], arithmetic coding [51], mutation codes =-=[52]-=-, packet-based codes [53] and nonlinear combinational codes [54]. A multi-level Huffman coding scheme that utilizes a LFSR for random filling has been proposed by Kavousianos et al. [55] while Polian ... |
42 |
Scan architecture with mutually exclusive scan segment activation for shift and capture-power reduction
- Rosinger, Al-Hashimi, et al.
- 2004
(Show Context)
Citation Context ...they are compatible. A segmented addressable scan architecture is proposed by Al-Yamani et al. [25] that incorporates some of the basic concepts from Illinois scan [18] and from scan segment decoding =-=[24, 26]-=-. It allows multiple segments to be loaded simultaneously while maintaining the freedom of changing which of the segments are grouped together within a give test pattern. Unlike the technique of Samar... |
34 | VariableLength Input Huffman Coding for System-on-a-Chip Test
- Gonciari, Al-Hashimi, et al.
- 2003
(Show Context)
Citation Context ... run-length (FDR) coding [44], geometric shape-based encoding [45], alternating run-length coding using FDR [46], extended FDR coding [47], MTC coding [48], variable-input Huffman coding (VIHC) coding=-=[49]-=-, ninecoded compression technique [50], Burrows-Wheeler transform based compression [?], arithmetic coding [51], mutation codes [52], packet-based codes [53] and nonlinear combinational codes [54]. A ... |
33 | A Unified Approach to Reduce SOC Test Data Volume, Scan Power, and Testing Time
- Chandra, Chakrabarty
- 2003
(Show Context)
Citation Context ...oding [41], mixed run-length and Huffman coding [42], Golomb coding [43], frequency-directed run-length (FDR) coding [44], geometric shape-based encoding [45], alternating run-length coding using FDR =-=[46]-=-, extended FDR coding [47], MTC coding [48], variable-input Huffman coding (VIHC) coding[49], ninecoded compression technique [50], Burrows-Wheeler transform based compression [?], arithmetic coding [... |
29 |
Test Vector Encoding Using
- Krishna, Jas, et al.
- 2001
(Show Context)
Citation Context ...ains architecture that uses a correction circuit [68]. Shi et al. [69] uses dictionary-based encoding on single or sequences of scan-inputs. The next class of techniques are ones using LFSR reseeding =-=[70, 71, 72, 73, 74, 75]-=-. The original test compression methodology using LFSR reseeding was proposed by Koenemann [70]. A seed is loaded into an LFSR and then the LFSR is run in an autonomous mode to fill a set of scan chai... |
29 |
Using a Single Input to Support Multiple Scan Chains
- Lee, Chen, et al.
- 1998
(Show Context)
Citation Context ...he concept of scan chain compatibility and the associated fan-out structure have been utilized in a number of papers [78, 18, 82, 22] since the broadcast scan architecture was presented by Lee et al. =-=[95]-=-. It is also referred to as ’test width compression’ [77, 68]. Let b(k, i, j) denote the data bit that is shifted into the j th flip-flop of i th scan chain for the k th test vector. The compatibility... |
28 | Built-In Self Testing of Sequential Circuits Using Precomputed Test Sets
- Iyengar, Chakrabarty, et al.
- 1998
(Show Context)
Citation Context ...circuit under test. Most compression techniques of this type compress TD without requiring any structural information about the embedded cores. Proposed compression schemes include statistical coding =-=[39, 40]-=-, 18sselective Huffman coding [41], mixed run-length and Huffman coding [42], Golomb coding [43], frequency-directed run-length (FDR) coding [44], geometric shape-based encoding [45], alternating run-... |
28 |
Multiscan-Based Test Compression and Hardware Decompression Using LZ77
- Wolff, Papachristou
- 2002
(Show Context)
Citation Context ...ct output vector [62]. Test-data compression techniques based on LZ77, LZW and test-data realignment methods are proposed by Pomeranz and Reddy [63], Knieser et al. [64] and Wolff 20sand Papachristou =-=[65]-=-, respectively. Li et al. proposed [66] a compression technique using dictionary with fixed-length indices for multiple-scan chain designs. A hybrid coding scheme, combining alternating run-length and... |
27 | RL-Huffman Encoding for Test Compression and Power Reduction in Scan Application
- Nourani, Tehranipour
- 2005
(Show Context)
Citation Context ... requiring any structural information about the embedded cores. Proposed compression schemes include statistical coding [39, 40], 18sselective Huffman coding [41], mixed run-length and Huffman coding =-=[42]-=-, Golomb coding [43], frequency-directed run-length (FDR) coding [44], geometric shape-based encoding [45], alternating run-length coding using FDR [46], extended FDR coding [47], MTC coding [48], var... |
25 | Packet-based Input Test Data Compression Techniques
- Khoche, Volkerink, et al.
- 2002
(Show Context)
Citation Context ...variable-input Huffman coding (VIHC) coding[49], ninecoded compression technique [50], Burrows-Wheeler transform based compression [?], arithmetic coding [51], mutation codes [52], packet-based codes =-=[53]-=- and nonlinear combinational codes [54]. A multi-level Huffman coding scheme that utilizes a LFSR for random filling has been proposed by Kavousianos et al. [55] while Polian et al. [56] proposes use ... |
24 | Nine-Coded Compression Technique for Testing Embedded Cores in SOCs
- Tehranipoor, Nourani, et al.
- 2005
(Show Context)
Citation Context ...ic shape-based encoding [45], alternating run-length coding using FDR [46], extended FDR coding [47], MTC coding [48], variable-input Huffman coding (VIHC) coding[49], ninecoded compression technique =-=[50]-=-, Burrows-Wheeler transform based compression [?], arithmetic coding [51], mutation codes [52], packet-based codes [53] and nonlinear combinational codes [54]. A multi-level Huffman coding scheme that... |
24 | Graph Coloring
- Culberson
(Show Context)
Citation Context ...iments 4.1 Experimental Setup All programs are written in C and compiled under Linux. HOPE simulator [96] was used for fault simulations and graph coloring implementation provided by Joseph Culberson =-=[97]-=- have been used. A variety of algorithms exist for graph coloring but only DSATUR has been used in this work because of ease of use and reasonable quality of results. For generation of relaxed atomic ... |
23 | A Geometric-primitives-based Compression Scheme for Testing System-on-Chip
- El-Maleh, Zahir, et al.
- 2001
(Show Context)
Citation Context ...stical coding [39, 40], 18sselective Huffman coding [41], mixed run-length and Huffman coding [42], Golomb coding [43], frequency-directed run-length (FDR) coding [44], geometric shape-based encoding =-=[45]-=-, alternating run-length coding using FDR [46], extended FDR coding [47], MTC coding [48], variable-input Huffman coding (VIHC) coding[49], ninecoded compression technique [50], Burrows-Wheeler transf... |
23 |
Concurrent Application of Compaction and Compression for Test Time and Data Volume Reduction in Scan Designs
- Bayraktaroglu, Orailoglu
- 2003
(Show Context)
Citation Context ...The Embedded Deterministic Test method [76] uses a ring generator which is an alternative linear finite state machine that offers some advantages over an LFSR. Another group of compression techniques =-=[77, 78]-=- breaks the single long scan chain down into multiple internal scan chains that can be simultaneously sourced. Because the number of I/O pins available from the ATE is limited, a decompression network... |
22 | Extended Frequency-directed Run-length Codes with Improved Application to System-on-a-Chip Test Data Compres
- El-Maleh, Al-Abaji
- 2002
(Show Context)
Citation Context ...th and Huffman coding [42], Golomb coding [43], frequency-directed run-length (FDR) coding [44], geometric shape-based encoding [45], alternating run-length coding using FDR [46], extended FDR coding =-=[47]-=-, MTC coding [48], variable-input Huffman coding (VIHC) coding[49], ninecoded compression technique [50], Burrows-Wheeler transform based compression [?], arithmetic coding [51], mutation codes [52], ... |
22 | On reducing test data volume and test application time for multiple scan chain designs
- Tang, Reddy, et al.
- 2003
(Show Context)
Citation Context ...ircuits with MINTEST test sets without compaction, Hayashi et al. [60] use X-maximal program for test set generation with scan chains lengths varying between 16 and 64 in powers of 2, and Tang et al. =-=[101]-=- do not specify the specifics of test sets and all results are reported with 256 scan chains except for s15850, where 128 are used. The proposed technique achieves higher compression with most of the ... |
19 | Data Compression for Multiple Scan Chains Using Dictionaries with Corrections
- Wurtenberger, Tautermann, et al.
- 2004
(Show Context)
Citation Context ... alternating run-length and dictionary-based encoding, is proposed by Wurtenberger et al. [67], and another dictionary scheme based on multiple scan chains architecture that uses a correction circuit =-=[68]-=-. Shi et al. [69] uses dictionary-based encoding on single or sequences of scan-inputs. The next class of techniques are ones using LFSR reseeding [70, 71, 72, 73, 74, 75]. The original test compressi... |
17 |
An optimal test compression procedure for combinational circuits
- Hochbaum
- 1996
(Show Context)
Citation Context ...t compaction is the process of reducing the number of test vectors in a test set to the minimum while achieving the desired fault coverage. Finding the smallest set is proven to be an NP-hard problem =-=[14]-=-, therefore, heuristics are used to find a reasonable solution [15]. There are two main categories of test compaction techniques: static compaction and dynamic compaction. In static compaction, the te... |
16 |
An Efficient Test Relaxation Technique for Combinational & Full-Scan Sequential Circuits
- El-Maleh, Al-Suwaiyan
- 2002
(Show Context)
Citation Context ...mplexity. Bottleneck vector are decomposed into a small subset of test vectors each satisfying the tester channel constraint M, using an efficient relaxation-based test vector decomposition technique =-=[11]-=-. Then, decomposed test vectors are partitioned minimizing the number of partitions. By varying M with a given input test data set for a specified number of internal scan chains, the proposed techniqu... |
15 |
ATPG padding and ATE Vector repeat per port for Reducing Test Data Volume
- Vranken, Hapke, et al.
- 2003
(Show Context)
Citation Context ...The download from a workstation storing a test set to the user interface workstation attached to an ATE is often accomplished through a network. The download may take several tens of minutes to hours =-=[4]-=-. The test set is then transferred from the user interface workstation of an ATE to the main pattern memory through a dedicated high speed bus. The latter transfer usually takes several minutes. The t... |
15 |
Broadcasting Test Patterns to Multiple Circuits
- Lee, Chen, et al.
- 1999
(Show Context)
Citation Context ...ngs in test application time. 2.2 Scan Architectures Several enhancements to the existing scan architecture have been proposed in the literature for test volume, time and power reductions. Lee et al. =-=[17]-=- present a scan broadcasting scheme where ATPG patterns are broadcasted to multiple scan chains within a core or across multiple cores. The broadcast mode is used when the vectors going into multiple ... |
15 |
Testing VLSI with Random Access Scan
- Ando
- 1980
(Show Context)
Citation Context ...n of compatibility allows for significant additional compaction leading to gains in data volume reduction. The scan architectures mentioned before are serial. An alternate is Random Access Scan (RAS) =-=[27, 28]-=-. In RAS, flip-flops work as addressable memory elements in the test mode, similar to a random access memory. This approach reduces the time of setting and observing the flip-flop states but requires ... |
15 |
Test Set embedding for deterministic BIST Using a reconfigurable interconnection network
- Li, Chakrabarty
- 2004
(Show Context)
Citation Context ...ead of an XOR network, to construct such a decompression architecture [76]. Many multiple-scan architecture based compression schemes uses extra control logic to reconfigure the decompression network =-=[84, 54, 85]-=-. For the price of some significant amount of extra control hardware, these approaches can provide additional flexibility in enhancing the compression ratio. Oh et al. [86] improves upon the ILS compr... |
14 |
Simultaneous Reduction in Volume of Test Data and Power Dissipation for System on-a-Chip
- Rosinger, Gonciari, et al.
(Show Context)
Citation Context ...ding [42], Golomb coding [43], frequency-directed run-length (FDR) coding [44], geometric shape-based encoding [45], alternating run-length coding using FDR [46], extended FDR coding [47], MTC coding =-=[48]-=-, variable-input Huffman coding (VIHC) coding[49], ninecoded compression technique [50], Burrows-Wheeler transform based compression [?], arithmetic coding [51], mutation codes [52], packet-based code... |
13 |
Efficient BIST TPG Design and Test Set Compaction via Input Reduction
- Chen, Gupta
- 1998
(Show Context)
Citation Context ...y. This work proposes a test vector compression scheme that is based on a reconfigurable broadcast scan approach that drives N scan chains using M tester channels. Using direct compatibility analysis =-=[10]-=-, test vectors are classified into ‘acceptable’ and ‘bottleneck’ vectors. Acceptable vectors are those that can be driven by M tester channels while bottleneck vectors are those that cannot be driven ... |
13 | Circularscan: A Scan Architecture for Test cost Reduction
- Arslan, Orailoglu
- 2004
(Show Context)
Citation Context ...ompaction. Another scan architecture, proposed by Xiang et al. [23], orders the scan cells and connects them based on their functional interaction. In the circular scan scheme by Arslan and Orailoglu =-=[24]-=-, a decoder is used to address different scan chains at different times. This increases the number of possible scan chains (2 N−1 for an N-input decoder). Also, the output of each scan chain is reconn... |
12 |
A reconfigurable Shared Scan-in Architecture
- Samaranayake, Gizdarski, et al.
- 2003
(Show Context)
Citation Context ... application time, and power consumption are all reduced at once. Only one segment of the scan chain is controlled and observed at a time. A reconfigurable scheme is introduced by Samaranayake et al. =-=[22]-=- that uses mapping logic to control the connection of multiple scan chains. This increases 14sthe chances of compatibility between multiple chains and hence makes room for additional compaction. Anoth... |
11 |
Random Access Scan: A solution to Test Power, Test Data Volume and Test Time
- Baik, Kajihara, et al.
- 2004
(Show Context)
Citation Context ... of setting and observing the flip-flop states but requires a large overhead both in gates and test pins. Despite these drawbacks, RAS has been researched in recent years. The research by Baik et al. =-=[29]-=- shows that RAS based technique allows test 15sapplication time and data volume to be greatly reduced, besides over 99% power reduction. However, it shows that this method compromises the test cost wi... |
11 | A Technique for High Ratio LZW Compression
- Knieser, Wolff, et al.
- 2003
(Show Context)
Citation Context ...ngth indices to generate all distinct output vector [62]. Test-data compression techniques based on LZ77, LZW and test-data realignment methods are proposed by Pomeranz and Reddy [63], Knieser et al. =-=[64]-=- and Wolff 20sand Papachristou [65], respectively. Li et al. proposed [66] a compression technique using dictionary with fixed-length indices for multiple-scan chain designs. A hybrid coding scheme, c... |
11 |
Design of Built-In Test Generator Circuits Using Width Compression
- Chakrabarty, Murray
- 1998
(Show Context)
Citation Context ... compression for BIST based test generation process [10]. Width reduction for BIST has been achieved by merging directly and inversely compatible inputs [10], by merging decoder (d)-compatible inputs =-=[79]-=-, and, finally, by merging combinational (C)-compatible inputs [80]. In the ILS [18], a simple fanout based network is used. Though simple and low-cost, this type of network is highly restrictive, as ... |
11 | Reducing Test Application Time for Built-in-Self-Test Test Pattern Generators
- Hamzaoglu, Patel
- 2000
(Show Context)
Citation Context ...uction for BIST has been achieved by merging directly and inversely compatible inputs [10], by merging decoder (d)-compatible inputs [79], and, finally, by merging combinational (C)-compatible inputs =-=[80]-=-. In the ILS [18], a simple fanout based network is used. Though simple and low-cost, this type of network is highly restrictive, as it forces the internal scan chains to receive the exact same values... |
11 | Efficient Space/Time Compression to Reduce Test Data Volume and Testing Time for IP Cores
- Li, Chakrabarty, et al.
- 2005
(Show Context)
Citation Context ...th inputs and outputs. test set. Partitioning enables achieving high compression without requiring ’bloated’ test sets consisting of a very large number of test vectors with a very few specified bits =-=[93, 94]-=-. 2. Those scan vectors (labeled as bottleneck vectors) that limit achieving a desired M are decomposed using an efficient relaxation-based test vector decomposition technique [11] in an incremental m... |
11 |
An Efficient Parallel Fault Simulator for Synchronous Sequential Circuits
- HOPE
- 1996
(Show Context)
Citation Context ...sample of MUX connections for implementing partitioning 54 Internal Scan Chains (N)sChapter 4 Experiments 4.1 Experimental Setup All programs are written in C and compiled under Linux. HOPE simulator =-=[96]-=- was used for fault simulations and graph coloring implementation provided by Joseph Culberson [97] have been used. A variety of algorithms exist for graph coloring but only DSATUR has been used in th... |
10 | A Random Access Scan Architecture to Reduce Hardware Overhead
- Mudlapur, Agrawal, et al.
- 2005
(Show Context)
Citation Context ...the captured response of the previous patterns in the flip-flops is used as a template and modified by a circular shift for subsequent pattern. Mudlapur et al. presents a unique RAS cell architecture =-=[31, 32]-=- that aims to minimize the routing complexity. Another novel scan architecture called Progressive Random Access Scan (PRAS) [33] and the associated test application methods have been proposed. It has ... |
10 | A Hybrid Coding strategy for optimized Test Data Compression
- Wurtenberger, Tautermann, et al.
- 2003
(Show Context)
Citation Context ... using dictionary with fixed-length indices for multiple-scan chain designs. A hybrid coding scheme, combining alternating run-length and dictionary-based encoding, is proposed by Wurtenberger et al. =-=[67]-=-, and another dictionary scheme based on multiple scan chains architecture that uses a correction circuit [68]. Shi et al. [69] uses dictionary-based encoding on single or sequences of scan-inputs. Th... |
9 | A Novel Scan Architecture for PowerEfficient Rapid Test
- Sinanoglu, Orailoglu
- 2002
(Show Context)
Citation Context ...of the regularity and periodicity of scan chains. Another scheme for selective triggering of scan segments was proposed by Sharifi et al. [20]. A novel scheme was presented by Sinanoglu and Orailoglu =-=[21]-=- to reduce test power consumption by freezing scan segments that don’t have care bits in the next test stimulus. By only loading the segments that have care bits, test data volume, application time, a... |
9 |
Progressive Random Access Scan: A Simultaneous Solution to Test Power, Test Data Volume and Test Time
- Baik, Saluja
- 2005
(Show Context)
Citation Context ...nt pattern. Mudlapur et al. presents a unique RAS cell architecture [31, 32] that aims to minimize the routing complexity. Another novel scan architecture called Progressive Random Access Scan (PRAS) =-=[33]-=- and the associated test application methods have been proposed. It has a structure similar to static random access memory. Test vector ordering and Hamming distance reduction are proposed to minimize... |
9 |
System-on-a-Chip Data Compression and Decompression Architecture Based on Golomb Codes
- Chandra, Chakrabarty
- 2001
(Show Context)
Citation Context ...tural information about the embedded cores. Proposed compression schemes include statistical coding [39, 40], 18sselective Huffman coding [41], mixed run-length and Huffman coding [42], Golomb coding =-=[43]-=-, frequency-directed run-length (FDR) coding [44], geometric shape-based encoding [45], alternating run-length coding using FDR [46], extended FDR coding [47], MTC coding [48], variable-input Huffman ... |
7 | Achieving high Encoding Efficiency with partial dynamic LFSR Reseeding
- Krishna, Jas, et al.
- 2004
(Show Context)
Citation Context ...ains architecture that uses a correction circuit [68]. Shi et al. [69] uses dictionary-based encoding on single or sequences of scan-inputs. The next class of techniques are ones using LFSR reseeding =-=[70, 71, 72, 73, 74, 75]-=-. The original test compression methodology using LFSR reseeding was proposed by Koenemann [70]. A seed is loaded into an LFSR and then the LFSR is run in an autonomous mode to fill a set of scan chai... |
6 |
BIST-Aided Scan Test-A New Method for Test Cost Reduction
- Hiraide, Boateng, et al.
- 2003
(Show Context)
Citation Context ...ders [?]. A majority of bits in test patterns are unspecified. Prior to the rise of test data volume and test application time, the typical industry practice was to randomly fill the unspecified bits =-=[9]-=-. Test compression technology creatively discovers alternatives for handling these randomly filled bits, which decreases test data volume and test application time efficiency. Because the goal of test... |
6 |
Test cost Reduction Through a reconfigurable Scan Architecture
- Arslan, Orailoglu
- 2004
(Show Context)
Citation Context ...od compromises the test cost with a high hardware overhead and the practicality of RAS architecture implementation were not addressed. A modified RAS scheme has been described by Arslan and Orailoglu =-=[30]-=- in which the captured response of the previous patterns in the flip-flops is used as a template and modified by a circular shift for subsequent pattern. Mudlapur et al. presents a unique RAS cell arc... |
6 |
Enhancement of the Illinois Scan Architecture for Use with Multiple Scan Inputs
- Shah, Patel
- 2004
(Show Context)
Citation Context ...nouts to form the inverter-interconnect based network in approach by Rao et al. [81]. An enhancement of the Illinois Scan Architecture for use with multiple scan inputs is presented by Shah and Patel =-=[82]-=- 22swhile Ashiouei et al. [83] presents a technique for balanced parallel scan to improve ILS technique eliminating the need to scan vectors in serially. In the Scan Chain Concealment approach [77], a... |
6 |
Reducing the Number of Specified Values Per Test Vector by Increasing the Test Set Size
- Pomeranz, Reddy
(Show Context)
Citation Context ...th inputs and outputs. test set. Partitioning enables achieving high compression without requiring ’bloated’ test sets consisting of a very large number of test vectors with a very few specified bits =-=[93, 94]-=-. 2. Those scan vectors (labeled as bottleneck vectors) that limit achieving a desired M are decomposed using an efficient relaxation-based test vector decomposition technique [11] in an incremental m... |
5 | Frugal Linear Network-based Test Decompression for Drastic Test Cost Reductions
- Rao, Orailoglu, et al.
- 2004
(Show Context)
Citation Context ...of the faults. Other proposals can be seen as the logical extension to the above approach. Inverters are coupled with fanouts to form the inverter-interconnect based network in approach by Rao et al. =-=[81]-=-. An enhancement of the Illinois Scan Architecture for use with multiple scan inputs is presented by Shah and Patel [82] 22swhile Ashiouei et al. [83] presents a technique for balanced parallel scan t... |
4 |
Fitting ATE Channels With Scan Chains: A Comparison Between a Test Data Compression Technique and Serial Loading of Scan Chains
- Dalmasso, Flottes, et al.
- 2006
(Show Context)
Citation Context ...ess in dynamic compaction. Compaction is not discussed in detail here as the focus of this work is test data compression. The gains in test data volume reduction by using compaction alone are limited =-=[16]-=-. However, some form of compaction is used implicitly or explicitly by many test data compression techniques to reduce the number of distinct test vectors to be applied, thus achieving greater compres... |
4 |
A Token Scan Architecture for Low Power Testing
- Huang, Lee
- 2001
(Show Context)
Citation Context ...ng the segments into a single long scan chain. The fact that a majority of the ATPG bits (95-99%) [9] are don’t care bits makes ISA an attractive solution for data volume and test time. Huang and Lee =-=[19]-=- introduced a token scan architecture to gate the clock to different scan segments while taking advantage of the regularity and periodicity of scan chains. Another scheme for selective triggering of s... |
4 |
Cost-Effective Scan Architecture and a Test Application Scheme for Scan Testing with nonscan Power and Test Application cost. US Patent Application 20040153978
- Xiang, Sun, et al.
- 2004
(Show Context)
Citation Context ...ion of multiple scan chains. This increases 14sthe chances of compatibility between multiple chains and hence makes room for additional compaction. Another scan architecture, proposed by Xiang et al. =-=[23]-=-, orders the scan cells and connects them based on their functional interaction. In the circular scan scheme by Arslan and Orailoglu [24], a decoder is used to address different scan chains at differe... |
4 |
A Cocktail Approach on Random Access Scan Toward Low Power and High Efficiency Test
- Lin, Lee, et al.
- 2005
(Show Context)
Citation Context ... Along with a X-tolerant compactor, PRAVS, achieves greater test data/time reductions than conventional RAS. Recently, compression schemes utilizing RAS architecture have been proposed. Cocktail Scan =-=[37]-=-, a hybrid method unlike the LFSR-based hybrid BIST, adopts a two-phase approach to perform scan test in which all test data are supplied from the 16sATE. However, for test patterns, instead of supply... |
4 | Compression/Scan Co-Design for Reducing Test Data Volume, Scan-in Power Dissipation and Test Application Time
- Hu, Han, et al.
- 2005
(Show Context)
Citation Context ...ashion and they are reordered and compressed with some proposed strategies to reduce data volume, number of bit flips, and consequently, test energy. A compression/scan codesign approach by Hu et al. =-=[38]-=- achieves the goal of simultaneously reducing test data volume, power dissipation and application time by exploiting the characteristics of both variable-to-fixed run-length coding and random access s... |
4 | Evolutionary Optimization in Code-Based Test Compression
- Polian, Czutro, et al.
- 2005
(Show Context)
Citation Context ...t-based codes [53] and nonlinear combinational codes [54]. A multi-level Huffman coding scheme that utilizes a LFSR for random filling has been proposed by Kavousianos et al. [55] while Polian et al. =-=[56]-=- proposes use of an evolutionary heuristic with a Huffman code based technique. A scheme based on MICRO (Modified Input reduction and CompRessing One block) code is proposed by Chun et al. [57] that u... |
4 |
Test Compression for Scan Circuits Using Scan Polarity Adjustment and Pinpoint Test Relaxation
- Doi, Kajihara, et al.
- 2005
(Show Context)
Citation Context ...ors is shortened in a manner that the code length for rare scan vectors is designed to be double of that for frequent ones. A compression scheme extending run-length coding is presented by Doi et al. =-=[61]-=- that employs two techniques: scan polarity adjustment and pinpoint test relaxation. Given a test set for a full-scan circuit, scan polarity adjustment selectively flips the values of some scan cells ... |
4 |
Nozomu Togawa, Masao Yanagisawa, and Tatsuo Ohtsuki. Reducing Test Data Volume for Multiscan-based Designs Through Single Sequence Mixed Encoding
- Shi, Kimura
- 2004
(Show Context)
Citation Context ...length and dictionary-based encoding, is proposed by Wurtenberger et al. [67], and another dictionary scheme based on multiple scan chains architecture that uses a correction circuit [68]. Shi et al. =-=[69]-=- uses dictionary-based encoding on single or sequences of scan-inputs. The next class of techniques are ones using LFSR reseeding [70, 71, 72, 73, 74, 75]. The original test compression methodology us... |
4 | Test Pattern Compression Using prelude vectors in fan-out Scan Chain with feedback Architecture
- Oh, Kapur, et al.
- 2003
(Show Context)
Citation Context ...compression network [84, 54, 85]. For the price of some significant amount of extra control hardware, these approaches can provide additional flexibility in enhancing the compression ratio. Oh et al. =-=[86]-=- improves upon the ILS compression technique using fan-out scan chains, creating a solution in which dependencies caused by the fan-out scan chain structure do not interfere in the application of test... |
4 |
Reconfigurable Linear Decompressors Using Symbolic Gaussian Elimination
- Balakrishnan, Touba
- 2005
(Show Context)
Citation Context ...88], the basic idea of which is to target the minority specified bits (either a 1 or 0) in scan slices for compression. A compression scheme using reconfigurable linear decompressor has been proposed =-=[89]-=-. A symbolic Gaussian elimination method to solve a constrained Boolean matrix is proposed and utilized for designing the reconfigurable network. The proposed scheme can be implemented in conjunction ... |
4 | Low Cost Test Vector Compression/Decompression Scheme for Circuits with a Reconfigurable Serial Multiplier - Dutta, Rodrigues, et al. - 2005 |
3 |
and Krishnendu Chakrabarty. Test Resource Partitioning for SOCs
- Chandra
- 2001
(Show Context)
Citation Context ...ing these circuits maybe expensive and may require considerable redesign. Test resource partitioning (TRP) offers a promising solution to these problems by moving some test resources from ATE to chip =-=[8]-=-. One of the possible TRP approaches is based on the use of test data compression and on-chip decompression, hence reducing test data volume, decreasing testing time, and allowing the use of slower te... |
3 |
Test Vector Decomposition-Based Static Compaction Algorithms for Combinational Circuits
- El-Maleh, Osais
- 2003
(Show Context)
Citation Context ...in a test set to the minimum while achieving the desired fault coverage. Finding the smallest set is proven to be an NP-hard problem [14], therefore, heuristics are used to find a reasonable solution =-=[15]-=-. There are two main categories of test compaction techniques: static compaction and dynamic compaction. In static compaction, the test set is reduced after it has been generated. On the other hand, i... |
3 | A novel random access scan flip-flop design
- Mudlapur, Agrawal, et al.
- 2005
(Show Context)
Citation Context ...the captured response of the previous patterns in the flip-flops is used as a template and modified by a circular shift for subsequent pattern. Mudlapur et al. presents a unique RAS cell architecture =-=[31, 32]-=- that aims to minimize the routing complexity. Another novel scan architecture called Progressive Random Access Scan (PRAS) [33] and the associated test application methods have been proposed. It has ... |
3 |
State-reuse Test Generation for Progressive Random Access Scan: Solution to Test Power, Application Time and Data Size
- Baik, Saluja
- 2005
(Show Context)
Citation Context ...osed. It has a structure similar to static random access memory. Test vector ordering and Hamming distance reduction are proposed to minimize the total number of write operations for a given test set =-=[33, 34]-=-. Partitioned Grid Random Access Scan [35] method uses multiple PRAS grids with partitioning. This method achieves much greater test application time reductions compared to multiple serial scans with ... |
3 |
Test Cost Reduction Using Partitioned Grid Random Access Scan
- Baik, Saluja
- 2006
(Show Context)
Citation Context ...dom access memory. Test vector ordering and Hamming distance reduction are proposed to minimize the total number of write operations for a given test set [33, 34]. Partitioned Grid Random Access Scan =-=[35]-=- method uses multiple PRAS grids with partitioning. This method achieves much greater test application time reductions compared to multiple serial scans with additional test pins. A test compaction te... |
3 | Efficient Test-Data Compression for IP Cores Using Multilevel Huffman Coding
- Kavousianos, Kalligeros, et al.
- 2006
(Show Context)
Citation Context ...utation codes [52], packet-based codes [53] and nonlinear combinational codes [54]. A multi-level Huffman coding scheme that utilizes a LFSR for random filling has been proposed by Kavousianos et al. =-=[55]-=- while Polian et al. [56] proposes use of an evolutionary heuristic with a Huffman code based technique. A scheme based on MICRO (Modified Input reduction and CompRessing One block) code is proposed b... |
3 |
An Efficient Data-Independent Technique for Compressing Test Vectors in Systems-on-a-Chip
- Ruan, Katti
- 2006
(Show Context)
Citation Context ... overhead. This technique does not require cyclic scan registers (CSR), which is used by many of the code-based techniques mentioned above that compress the difference of scan vectors. Ruan and Katti =-=[58]-=- presents a data-independent compression method called pattern run-length coding. This compression scheme is a modified run-length coding that encodes consecutive equal/complementary patterns. The sof... |
3 |
An Efficient Test Vector Compression Technique Based on Block Merging
- El-Maleh
- 2006
(Show Context)
Citation Context ...cutive equal/complementary patterns. The software-based decompression algorithm is small and requires very few processor instructions. A block merging based compression technique is proposed by Aiman =-=[59]-=- that capitalizes on the fact that many consecutive blocks of the test data can be merged 19stogether. Compression is achieved by storing the merged block and the number of blocks merged. A compressio... |
3 |
Test Data Compression Based on inputoutput dependence
- Pomeranz, Reddy
- 2003
(Show Context)
Citation Context ...tionary with fixed-length indices to generate all distinct output vector [62]. Test-data compression techniques based on LZ77, LZW and test-data realignment methods are proposed by Pomeranz and Reddy =-=[63]-=-, Knieser et al. [64] and Wolff 20sand Papachristou [65], respectively. Li et al. proposed [66] a compression technique using dictionary with fixed-length indices for multiple-scan chain designs. A hy... |
3 |
Scan data volume reduction using periodically alterable MUXs decompressor
- Han, Li, et al.
- 2005
(Show Context)
Citation Context ...esults for s38584 for Scan Chain Length of 15 (N=98). . . . . . . . 69 4.13 Results for s38584 for Scan Chain Length of 8 (N=183). . . . . . . . 69 4.14 Comparison with MUXs network based decompressor=-=[90]-=-. . . . . . . . 90 4.15 Comparison with other schemes using the MINTEST dynamic compacted test sets. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91 4.16 Comparison with other multiple ... |
3 |
A New Test Data Compression/Decompression Scheme to Reduce SOC Test Time
- Jieyi, Jianhua, et al.
- 2005
(Show Context)
Citation Context ...d scheme [90] relies on an iterative test pattern generation 90sTable 4.15: Comparison with other schemes using the MINTEST dynamic compacted test sets. Circuits #TV Proposed [59] [51] [50] [58] [55] =-=[100]-=- [47] [49] [68] s5378 111 4884 10694 10861 10511 9530 9358 11644 11419 11453 11592 s9234 159 5724 19169 16235 17763 15674 15511 17877 21250 20716 18908 s13207 236 19824 24962 26343 24450 18717 18384 3... |
2 |
The History and Future of Scan Design. EETimes Online
- Brisacher, Kapur, et al.
- 2005
(Show Context)
Citation Context ...niques that decrease test data volume and test time are necessary to increase production capacity and reduce test cost. Scan-based test has become very popular in face of increasing design complexity =-=[2]-=- as it offers high level of fault coverage conveniently by using electronic design automation (EDA) tools. Simplicity is a very important feature of scan technology. 1sScan test is easy to understand,... |
2 |
Next Generation Scan Synthesis
- Kapur, Brisacher
- 2005
(Show Context)
Citation Context ...mparison with other multiple scan chain schemes. . . . . . . . . . . 93 4.17 Comparison of H/W costs with two multiple scan chains schemes. . . 94 viiisList of Figures 1.1 Steps in scan-based testing =-=[3]-=-. . . . . . . . . . . . . . . . . . . . . . . 4 1.2 Download of test data to ATE [5]. . . . . . . . . . . . . . . . . . . . . 7 1.3 Conceptual architecture for testing an SoC by storing the encoded te... |
2 |
Tadahiro Ohmi. A Method for Compressing Test Data Based on Burrows-Wheeler Transformation
- Yamaguchi, Ha, et al.
(Show Context)
Citation Context ...son of H/W costs with two multiple scan chains schemes. . . 94 viiisList of Figures 1.1 Steps in scan-based testing [3]. . . . . . . . . . . . . . . . . . . . . . . 4 1.2 Download of test data to ATE =-=[5]-=-. . . . . . . . . . . . . . . . . . . . . 7 1.3 Conceptual architecture for testing an SoC by storing the encoded test data (TE) in ATE memory and decoding it using on-chip decoders [?]. 9 3.1 (a) Mul... |
2 | Test Pattern Compression Saves Time and Bits. EE’05: Evaluation Engineering, pattern.asp - Lecklider - 2005 |
2 |
Adopting the Right Embedded Compression Solution. EE-Evaluation Engineering, www.evaluationengineering.com/archive/articles/0505 /0505adopting right.asp
- Lange
- 2005
(Show Context)
Citation Context ...f techniques have been reported in literature and commercial products from Electronic Design Automation tool vendors are available that integrate test data compression into the overall IC design flow =-=[12, 13]-=-. In order to systematically present the vast number of techniques proposed, they are classified into categories based on the underlying principles. Broadly speaking, the proposed solutions can be cla... |
2 |
Zainalabedin Navabi. Reducing Test Power, Time and Data Volume in soc Testing Using Selective trigger Scan Architecture
- Sharifi, Hosseinabadi, et al.
- 2003
(Show Context)
Citation Context ...e the clock to different scan segments while taking advantage of the regularity and periodicity of scan chains. Another scheme for selective triggering of scan segments was proposed by Sharifi et al. =-=[20]-=-. A novel scheme was presented by Sinanoglu and Orailoglu [21] to reduce test power consumption by freezing scan segments that don’t have care bits in the next test stimulus. By only loading the segme... |
2 |
Design for Testability-A Survery
- Williams, Mercer
- 1982
(Show Context)
Citation Context ...n of compatibility allows for significant additional compaction leading to gains in data volume reduction. The scan architectures mentioned before are serial. An alternate is Random Access Scan (RAS) =-=[27, 28]-=-. In RAS, flip-flops work as addressable memory elements in the test mode, similar to a random access memory. This approach reduces the time of setting and observing the flip-flop states but requires ... |
2 |
Application of Arithmetic Coding to Compression
- Hashempour, Lombardi
- 2005
(Show Context)
Citation Context ...], extended FDR coding [47], MTC coding [48], variable-input Huffman coding (VIHC) coding[49], ninecoded compression technique [50], Burrows-Wheeler transform based compression [?], arithmetic coding =-=[51]-=-, mutation codes [52], packet-based codes [53] and nonlinear combinational codes [54]. A multi-level Huffman coding scheme that utilizes a LFSR for random filling has been proposed by Kavousianos et a... |
2 |
Kohei Miyase, Seiji Kajihara, and Irith Pomeranz. On Test Data Volume Reduction for Multiple Scan Chain Designs
- Reddy
- 2002
(Show Context)
Citation Context ...ding[49], ninecoded compression technique [50], Burrows-Wheeler transform based compression [?], arithmetic coding [51], mutation codes [52], packet-based codes [53] and nonlinear combinational codes =-=[54]-=-. A multi-level Huffman coding scheme that utilizes a LFSR for random filling has been proposed by Kavousianos et al. [55] while Polian et al. [56] proposes use of an evolutionary heuristic with a Huf... |
2 |
MICRO: A New Hybrid Test Data Compression/Decompression Scheme
- Chun, Kim, et al.
- 2006
(Show Context)
Citation Context ...et al. [56] proposes use of an evolutionary heuristic with a Huffman code based technique. A scheme based on MICRO (Modified Input reduction and CompRessing One block) code is proposed by Chun et al. =-=[57]-=- that uses an input reduction technique, test set reordering, and one block compression with a novel mapping scheme to achieve compression with a low area overhead. This technique does not require cyc... |
2 |
Haruhiko Takase. Test Data Compression Technique Using Selective don’tcare Identification
- Hayashi, Yoshioka, et al.
- 2004
(Show Context)
Citation Context ...test data can be merged 19stogether. Compression is achieved by storing the merged block and the number of blocks merged. A compression scheme using multiple scan chains is proposed by Hayashi et al. =-=[60]-=- based on reduction of distinct scan vectors (words) using selective don’t-care identification. Each bit in the specified scan vectors is fixed to either a 0 or 1, and single/double length coding is u... |
2 |
Adit Shgh. Test Volume Reduction via Flip-Flop compatibility Analysis for balanced parallel Scan
- Ashouei, Chatterjee
- 2004
(Show Context)
Citation Context ...erconnect based network in approach by Rao et al. [81]. An enhancement of the Illinois Scan Architecture for use with multiple scan inputs is presented by Shah and Patel [82] 22swhile Ashiouei et al. =-=[83]-=- presents a technique for balanced parallel scan to improve ILS technique eliminating the need to scan vectors in serially. In the Scan Chain Concealment approach [77], a pseudorandomly-built XOR netw... |
2 |
Nozomu Togawa, Shinji Kimura, Masao Yanagisawa, and Tatsuo Ohtsuki. Selective Low-Care Coding: A Means for Test Data Compression in Circuits with Multiple Scan Chains
- Shi
- 2006
(Show Context)
Citation Context ... fewer conflicts, and more prelude vectors for more conflicts. Therefore, it avoids the extreme solution of serializing all the scan chains to resolve conflicts. 23sIn Selective Low Care (SLC) scheme =-=[87]-=-, the linear dependencies of the internal scan chains are explored, and instead of encoding all the specified bits in test cubes, only a smaller amount of specified bits are selected for encoding. It ... |
2 |
Masao Yanagisawa, and Tatsuo Ohtsuki. FCSCAN: An Efficient Multiscan-Based Test Compression Technique for Test Cost Reduction
- Shi, Togawa, et al.
- 2006
(Show Context)
Citation Context ...e explored, and instead of encoding all the specified bits in test cubes, only a smaller amount of specified bits are selected for encoding. It employs a Fanout Compression Scan Architecture (FCSCAN) =-=[88]-=-, the basic idea of which is to target the minority specified bits (either a 1 or 0) in scan slices for compression. A compression scheme using reconfigurable linear decompressor has been proposed [89... |
2 |
Krishnendu Chakrabarty, Seiji Kajihara, and Shivakumar Swaminathan. Three-Stage Compression Approach to Reduce Test Data Volume and Testing Time for
- Li
- 2005
(Show Context)
Citation Context ...rence between two original vectors, or the ⌈ N ⌉ subpart of an M N bits original vector. A hybrid scheme that uses horizontal compression combined with dictionary compression is proposed by Li et al. =-=[92]-=- where the output of horizontal compression is further compressed with a dictionary scheme using both fixed and variable length indices. The compression scheme proposed in this work uses the idea of i... |