Ingrid Verbauwhede, Patrick Schaumont  Home/Search
Context
Related
| ucla.edu/pdf/2004cf.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: ucla.edu/pubs (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: New applications and standards are first conceived only for functional correctness and without concerns for the target architecture. The next challenge is to map them onto an architecture. Embedding such applications in a portable, low-energy context is the art of molding it onto an energyefficient target architecture combined with an energy efficient execution. With a reconfigurable architecture, this task becomes a two-way process where the architecture adapts to the application and... (Update)
Active bibliography (related documents): More All
5.6: Permission to Make Digital Or Hard Copies of All Or Part.. - Personal Or Classroom (2004) (Correct)
0.3: Mapping Specification-level primitives to.. - Zivkovic.. (2003) (Correct)
0.2: The Datapath Merging Problem in Reconfigurable.. - de Souza, Lima.. (Correct)
Similar documents based on text:
0.1: Energy-Memory-Security Tradeoffs in Distributed Sensor.. - Hwang, Lai, Verbauwhede (2004) (Correct)
BibTeX entry: (Update)
@misc{ verbauwhede-happy,
author = "Ingrid Verbauwhede and Patrick Schaumont",
title = "The Happy Marriage of Architecture and Application in Next-Generation Reconfigurable
Systems",
url = "citeseer.ist.psu.edu/verbauwhede04happy.html" }
Citations (may not include all citations):210 Synchronous data flow (context) - Lee, Messerschmitt - 1987
17 Low-energy embedded FPGA structures (context) - Kusse, Rabaey - 1998
11 A Quick Safari through the Reconfiguration Jungle - Schaumont, Verbauwhede et al. - 2001
5 and implications for design automation (context) - Dehon, Wawrzynek et al. - 1999
4 Flexible and Formal Modeling of Microprocessors with Applica.. - Qin - 2003
3 Reducing SoC Simulation and Development Time (context) - Rowen
2 Reconfigurable Memory Bu System using Multi Gbpin CDMA O Tra.. (context) - Chang, Bus et al. - 2003
2 Platforms for the next generation wireless systems - What ro.. (context) - Rabaey - 2000
2 Gbspin Source Synchronou CDMA Bu Interface with simultaneou .. (context) - Chang, Source et al. - 2003
2 DSP for a hearing aid chip set (context) - Mosch, van Oerle et al. - 2000
2 Multi-dimensional Synchronous Data flow graphs (context) - Murthy, Lee - 2002
2 Rabaey Analysis of Multidimensional DSP Specifications IEEE .. (context) - Verbauwhede, Scheers - 1996
2 Reconfigurable Interconnect for next generation systems (context) - Verbauwhede, Chang - 2002
2 A Two-Stage approach to Multidimensional Periodic scheduling (context) - Verhaegh - 2001
www.arm.com
Documents on the same site (http://www.ivgroup.ee.ucla.edu/pubs.html): More
Low Power Showdown: Comparison of Five DSP Platforms .. - Hwang.. (2001) (Correct)
Clock Tree Optimization in Synchronous CMOS Digital.. - Badaroglu, Tiri.. (2002) (Correct)
ASIC Cryptographical Processor based on DES. - Verbauwhede, Hoornaert.. (1991) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC