(Enter summary)
Abstract: A data flow and control flow model is presented for use in high level
synthesis of efficient time multiplexed architectures targeted towards realtime
DSP systems. The model is an extension to the polyhedral models
used in array synthesis techniques. The model features a mathematical
description of dependencies between individual operations and signal instances
of multi-dimensional signals for algorithms that can be described
by Conditional Affine Recurrence Equations. It allows for a... (Update)
Context of citations to this paper: More
...can be incorporated in a data flow model that meets all requirements. It is based on a polyhedral model targeted to linear dependencies [23]. As a direct consequence, existing optimization techniques [24] based on that linear model, can be readily applied to the more...
...Graph. This model has been designed to efficiently capture M D data flows with a complexity that is independent from size parameters [10, 11]. Using this model, traditional loop transformations can be generalized and captured in a control flow transformation technique that is...
Cited by: More
Transformation of Nested Loops with Modulo Indexing to Affine.. - Balasa, al. (1994)
(Correct)
Automating High Level Control Flow Transformations .. - van Swaaij.. (1992)
(Correct)
Modeling Multi-Dimensional Data and Control flow - Franssen, Balasa, van.. (1993)
(Correct)
Similar documents (at the sentence level):
33.2%: ? - van Swaaij (1992)
(Correct)
8.9%: Modeling Data Flow and Control Flow for High Level.. - van Swaaij.. (1992)
(Correct)
Active bibliography (related documents): More All
1.2: The Mapping of Linear Recurrence Equations on Regular Arrays - Quinton, Van Dongen (1989)
(Correct)
0.8: A Survey of Sequential and Systolic Algorithms for the Algebraic.. - Fink (1992)
(Correct)
0.7: The DITPOS Algorithm - from Specifications to Implementation - Jensen (1992)
(Correct)
Similar documents based on text: More All
0.2: Optimisation of Global Data Transfer and Storage.. - Catthoor, Balasa, .. (1997)
(Correct)
0.2: .0 Conclusion - Si On
(Correct)
0.1: Global Communication and Memory Optimizing.. - Wuytack.. (1994)
(Correct)
Related documents from co-citation: More All
3: DSP specification using the Silage language (context) - Hilfinger - 1990
3: Advanced Compiler Optimizations for Supercomputers (context) - Padua, Wolfe - 1986
3: Integer and Combinatorial Optimization (context) - Nemhauser, Wolsey - 1988
BibTeX entry: (Update)
M.F.X.B. van Swaaij, F.H.M. Franssen, F.V.M. Catthoor, H.J. De Man. "Modeling data flow and control flow for DSP system synthesis", VLSI Design Methodologies for DSP Systems, M. Bayoumi editor, Kluwer, 1993. http://citeseer.ist.psu.edu/vanswaaij94modeling.html More
@misc{ swaaij93modeling,
author = "M. van Swaaij and F. Franssen and F. Catthoor and H. De Man",
title = "Modeling data flow and control flow for DSP system synthesis",
text = "M.F.X.B. van Swaaij, F.H.M. Franssen, F.V.M. Catthoor, H.J. De Man. Modeling
data flow and control flow for DSP system synthesis, VLSI Design Methodologies
for DSP Systems, M. Bayoumi editor, Kluwer, 1993.",
year = "1993",
url = "citeseer.ist.psu.edu/vanswaaij94modeling.html" }
Citations (may not include all citations):
744
Matrix computations (context) - Golub, Van Loan - 1989
717
Theory of linear and integer programming (context) - Schrijver - 1986
518
Integer and Combinatorial Optimization (context) - Nemhauser, Wolsey - 1988
294
A loop transformation theory and an algorithm to maximize pa.. (context) - Wolf, Lam - 1991
277
Advanced compiler optimizations for supercomputers (context) - Padua, Wolfe - 1986
171
VLSI array processors (context) - Kung - 1988
149
An implementation of interprocedural bounded regular section..
- Havlak, Kennedy - 1991
48
Assignment problems in parallel and distributed computing (context) - Bokhari - 1987
39
Compiler optimizations for enhancing parallelism and their i.. (context) - Polychronopoulos - 1988
37
PHIDEO: a silicon compiler for high speed algorithms (context) - Lippens, van Meerbergen et al. - 1991
36
HAL: a multi-paradigm approach to automatic data path synthe.. (context) - Paulin, Knight et al. - 1986
33
Loop optimization in register-transfer scheduling for DSP-sy.. (context) - Goossens, Vandewalle et al. - 1989
32
Cathedral III : architecture driven high-level synthesis for.. (context) - Note, Geurts et al. - 1991
28
DSP Specification using the SILAGE Language (context) - Hilfinger, Rabaey et al. - 1990
28
A survey and comparison of methods for finding all vertices .. (context) - Matheiss, Rubin - 1980
27
Compile-time partitioning of iterative parallel loops to red.. (context) - Abraham, Hudak - 1991
25
Convex sets and their applications (context) - Lay - 1982
23
Loop winding -- a data flow approach to functional pipelinin.. (context) - Girczyc - 1987
20
The design of optimal systolic arrays (context) - Li, Wah - 1985
17
place memory management of Algebraic Algorithms on Applicati.. (context) - Verbauwhede, Catthoor et al. - 1991
15
Time constrained allocation and assignment techniques for hi.. (context) - Geurts, Catthoor et al. - 1992
15
Advis: a software package for the design of systolic arrays (context) - Moldovan - 1984
12
Optimal systolic implementations of N-dimensional recurrence.. (context) - Wong, Delosme - 1985
11
Address Generation for Array Access, Based on Modulus M Coun.. (context) - Grant, Denyer - 1991
10
Systematic design of regular VLSI processor arrays (context) - Bu - 1990
10
Architecture-driven synthesis techniques for mapping digital.. (context) - De Man, Catthoor et al. - 1990
10
Automating high level control flow transformations for DSP m..
- van Swaaij, Franssen et al. - 1992
9
Application-specific architectural methodologies for high-th.. (context) - Catthoor, De Man - 1990
7
Extensions to linear mapping on regular arrays with complex .. (context) - Rosseel, Catthoor et al. - 1990
7
Synthesis of Address Generators (context) - Grant, Denyer et al. - 1989
7
Memory Synthesis for High Speed DSP Applications (context) - Lippens, van Meerbergen et al. - 1991
7
Synthesis of ASIC Regular Arrays for real-time image process.. (context) - van Swaaij, Rosseel et al. - 1991
6
Scheduling a system of affine recurrence equations onto a sy.. (context) - Yaacoby, Cappello - 1988
6
Parallelisation automatique: estimation des durees d'executi.. (context) - Tawbi - 1991
6
Background Memory Synthesis for Algebraic Algorithms on Mult.. (context) - Verbauwhede, Catthoor et al. - 1989
6
Array design methodologies for real-time signal processing i.. (context) - Catthoor, van Swaaij et al. - 1992
5
Data flow geometry: exploiting regularity in system-level sy.. (context) - van Swaaij - 1992
4
the optimality of linear schedules (context) - Shang, Fortes - 1989
4
Modeling data flow and control flow for high level memory ma..
- van Swaaij, Franssen et al. - 1992
4
Uniformization of linear recurrence equations: a step toward.. (context) - van Dongen, Quinton - 1988
3
Signal analysis and signal transformations for ASIC regular .. (context) - van Swaaij, Catthoor et al. - 1992
3
VLSI design methodologies for application specific cryptogra.. (context) - Verbauwhede - 1991
3
Architecture design for regular iterative algorithms (context) - Rao, Kailath - 1987
3
Systolic solution of the Algebraic Path Problem (context) - Robert, Trystram - 1987
3
Dependence graph based design of systolic arrays for the Alg.. (context) - Lewis, Kung - 1987
3
Regularity detection as a strategy in object modelling and r.. (context) - Van Gool, Vagenmans et al. - 1989
3
Real-Time Regularity Detection for Robot Vision Using a Cust.. (context) - Lee, Catthoor et al. - 1990
2
Systolic array design by static analysis of program dependen.. (context) - Rajopadhye, Fujimoto - 1987
2
A systematic approach to the design of modular systolic arra.. (context) - Bertolazzi, Guerra et al. - 1988
2
Synthesizing nested loop algorithms using nonlinear transfor.. (context) - Sheu, Chang - 1991
2
A new ILP formulation for the scheduling problem in data-pat.. (context) - Lee, Hsu et al. - 1989
2
Bounds on the number of linear allocation functions (context) - Zhong, Wong et al. - 1990
2
Deriving ASIC Architectures for the Hough Transform (context) - van Swaaij, Catthoor et al. - 1990
1
High level memory management in the Cathedral III synthesis .. (context) - Franssen - 1992
1
Algorithmic and architectural study of a character outline r.. (context) - Franssen - 1991
1
Space time transformation of cellular algorithms (context) - Cappello - 1987
1
Synthesis of a new systolic architecture for the algebraic p..
- Benaini, Quinton et al. - 1990
1
Hifi: A functional design system for VLSI processing arrays (context) - Annevelink, Dewilde - 1988
1
Eliminating false data dependencies using the Omega test (context) - Pugh, Wonnacott - 1992
Documents on the same site (http://www.imec.be/vsdm/projects/formal_verif/publication.html): More
Modeling Multi-Dimensional Data and Control flow - Franssen, Balasa, van.. (1993)
(Correct)
Automating High Level Control Flow Transformations .. - van Swaaij.. (1992)
(Correct)
System Level Verification of Video and Image.. - Samsom, Franssen.. (1995)
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC