See this document in CiteSeerX!

Trap-driven Memory Simulation (1995)  (Make Corrections)  (2 citations)
Richard Albert Uhlig



  Home/Search   Context   Related

 
View or download:
umich.edu/~tnm/theses/richu.pdf
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  umich.edu/~tnm/phd (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: Execution [Larus90] 10 - 40 20 - 60 0 Yes N/A None [Eggers90] --- 1,000 + 0 Yes N/A None Stack Deletion [Smith77] 5 - 100 0 4 - 50 No 4 - 5% Fully-associative Memories Snapshot Method [Smith77] 5 - 100 0 4 - 50 No 4 - 5% Fully-associative Memories Cache Filter [Puzak85] 10 - 20 0 --- Yes N/A Fixed-line-size Caches [Wang90] 10 - 20 0 7 - 15 Yes N/A Fixed-line-size Caches Block Filter [Agarwal90] 50 - 100 0 --- ... (Update)

Context of citations to this paper:   More

...while the instruction memory access bandwidth limits the rate at which new instructions can be delivered to the processor. A recent study [9] examined instruction fetch and observes that code bloat caused by the growth in application binaries, with each new version, and...

Cited by:   More
The Impact of Instruction Compression on I-cache Performance - Chen, al. (1997)   (Correct)
An Instruction Stream Compression Technique - Bird, Mudge (1996)   (Correct)

Similar documents (at the sentence level):
9.1%:   Trace-driven Memory Simulation: A Survey - Uhlig, Mudge   (Correct)
7.9%:   Trace-Driven Memory Simulation: A Survey - Uhlig, Mudge (2004)   (Correct)

Active bibliography (related documents):   More   All
4.0:   Trap-driven simulation with Tapeworm II - Uhlig, Nagle, Mudge, Sechrest (1994)   (Correct)
2.1:   Techniques for Cache and Memory Simulation Using Address.. - Holliday (1990)   (Correct)
1.0:   Low Power Memory Hierarchies: An Argument for Second-Level.. - Flanagan, Archibald, Su (1997)   (Correct)

Similar documents based on text:   More   All
0.5:   System-Oriented Evaluation of I/O Subsystem Performance - Ganger (1995)   (Correct)
0.5:   Design Tradeoffs for Software-Managed TLBs - Uhlig, Nagle, Stanley, Mudge.. (1993)   (Correct)
0.5:   Kernel-based memory simulation (Extended Abstract) - Uhlig, Nagle, Mudge, Sechrest   (Correct)

Related documents from co-citation:   More   All
2:   Techniques and Tools (context) - Aho, Sethi et al. - 1988
2:   Bulldog: A compiler for VLIW architectures (context) - Ellis - 1985

BibTeX entry:   (Update)

Uhlig-95 R. Uhlig, Trap-Driven Memory Simulation, Ph.D dissertation, EECS Department, University of Michigan, Ann Arbor, MI, 1995. http://citeseer.ist.psu.edu/uhlig95trapdriven.html   More

@misc{ uhlig95trapdriven,
  author = "U. Uhlig",
  title = "Trap-Driven Memory Simulation",
  text = "Uhlig-95 R. Uhlig, Trap-Driven Memory Simulation, Ph.D dissertation, EECS
    Department, University of Michigan, Ann Arbor, MI, 1995.",
  year = "1995",
  url = "citeseer.ist.psu.edu/uhlig95trapdriven.html" }
Citations (may not include all citations):
1575   Computer Architecture A Quantitative Approach (context) - Hennessy, Patterson - 1990
861   Tcl and the Tk Toolkit - Ousterhout - 1994
458   A universal algorithm for sequential data compression - Ziv, Lempel
444   Mach: A new kernel foundation for UNIX development (context) - Accetta, Baron et al.
443   Improving direct-mapped cache performance by the addition of.. - Jouppi - 1990
386   ATOM: A System for Building Customized Program Analysis Tool.. (context) - Srivastava, Eustace - 1994
386   ATOM: A system for building customized program analysis tool.. (context) - Srivastava, Eustace - 1994
358   The tera computer system - Alverson, Callahan et al.
275   Shade: A fast instruction-set simulator for execution profil.. - Cmelik, Keppel - 1993
275   Shade: A fast instruction-set simulator for execution profil.. - Cmelik, Keppel
268   Tempest and Typhoon: User-level shared memory - Reinhardt, Larus et al. - 1994
226   Lightweight remote procedure call (context) - Bershad, Anderson et al. - 1990
222   MIPS RISC Architecture (context) - Kane, Heinrich - 1992
176   Why aren't operating systems getting faster as fast as hardw.. - Ousterhout - 1989
175   Evaluating associativity in CPU caches (context) - Hill, Smith - 1989
166   The Wisconsin Wind Tunnel: Virtual prototyping of parallel c.. - Reinhardt, Hill et al.
165   The Zebra striped network file system - Hartman - 1994
142   MINT: A front end for efficient simulation of shared-memory .. - Veenstra, Fowler - 1994
142   High-performance Computer Architecture (context) - Stone - 1993
137   Unix as an application program - Golub, Dean et al. - 1990
131   Finegrain access control for distributed shared memory - Schoinas, Falsafi et al. - 1994
130   Optimally profiling and tracing programs - Ball, Larus - 1992
129   Inside Windows NT (context) - Custer - 1993
120   Overview of the Chorus distributed operating system - Rozier, Abrossimov et al. - 1992
118   The interaction of architecture and operating system design - Anderson, Levy et al. - 1991
115   Program optimization for instruction caches (context) - McFarling - 1989
112   ACM Transactions on Computer Systems (context) - McKusick, Joy et al. - 1984
111   Using cache memory to reduce processor memory traffic (context) - Goodman - 1983
111   Machine-Independent Virtual Memory Management for Paged Unip.. - Rashid, Tevanian et al. - 1988
110   The impact of operating system structure on memory system pe.. - Chen, Bershad - 1993
109   Multiprocessor simulation and tracing using Tango (context) - Davis, Goldschmidt et al.
107   Achieving high instruction cache performance with an optimiz.. (context) - Hwu, Chang - 1989
103   Evaluation techniques for storage hierarchies (context) - Mattson, Gecsei et al. - 1970
103   ACM Transactions on Graphics (context) - Scheifler, Gettys et al. - 1986
100   Using continuations to implement thread management and commu.. - Draves, Bershad et al. - 1991
98   Evaluating stream buffers as a secondary cache replacement (context) - Palcharla, Kessler - 1994
96   A characterization of sharing in parallel programs and its a.. (context) - Eggers, Katz - 1988
95   Virtual memory primitives for user programs - Appel, Li - 1991
94   The effect of context switches on cache performance (context) - Mogul, Borg - 1991
93   Aspects of cache memory and instruction buffer performance (context) - Hill - 1987
90   Performance of a Software MPEG Video Decoder (context) - Patel, Smith et al. - 1992
89   SPIN - An extensible microkernel for application -specific o.. - Bershad, Chambers et al. - 1994
87   Computing Surveys (context) - Smith - 1982
86   Cache performance of operating system and multiprogramming w.. (context) - Agarwal, Hennessy et al. - 1988
82   Limits on multiple instruction Issue - Smith, Johnson et al. - 1989
80   Avoiding conflict misses dynamically in large direct-mapped .. - Bershad, Lee et al. - 1994
80   Abstract Execution: A technique for efficiently tracing prog.. (context) - Larus - 1990
77   An Introduction to Object-Oriented Programming (context) - Budd - 1991
73   ATUM: A new technique for capturing address traces using mic.. (context) - Agarwal, Sites et al. - 1986
72   Generation and analysis of very long address traces (context) - Borg, Kessler et al. - 1990
71   An area model for on-chip memories and its application (context) - Mulder, Quach et al. - 1991
70   Design tradeoffs for software-managed TLBs - Nagle, Uhlig et al. - 1993
70   Design tradeoffs for software-managed TLBs - Uhlig, Nagle et al. - 1994
67   Contrasting characteristics and cache performance of technic.. (context) - Maynard, Donnelly et al. - 1994
67   The Rice parallel processing testbed (context) - Covington, Madala et al.
67   Page placement algorithms for large real-indexed caches - Kessler, Hill - 1992
66   Quantifying behavioral differences between C and C++ program.. - Calder, Grunwald et al. - 1994
65   Surpassing the TLB Performance of Superpages with Less Opera.. (context) - Talluri, Hill - 1994
64   Efficient program tracing (context) - Larus
63   Cache Performance of the SPEC92 Benchmark Suite - Gee, Hill et al. - 1993
63   Tradeoffs in two-level on-chip caching - Jouppi, Wilton - 1994
60   Techniques for efficient inline tracing on a shared-memory m.. - Eggers, Keppel et al.
58   MemSpy: Analyzing memory system bottlenecks in programs - Martonosi, Gupta et al.
57   Digital Equipment Corporation (context) - Architecture, USA - 1992
57   Digital Equipment Corporation (context) - architecture, Bedford - 1986
55   Architectural support for single address space operating sys.. - Koldinger, Chase et al. - 1992
54   Architectural support for translation table management in la.. (context) - Huck, Hays - 1993
54   Architecture and Instruction Set Reference Manual (context) - PA-RISC - 1990
53   kernel: A software base for distributed systems (context) - Cheriton, The - 1984
52   Instruction Fetching: Coping with Code Bloat (context) - Uhlig, Nagle et al. - 1995
52   A simulation based study of TLB performance - Chen, Borg et al. - 1992
51   Optimizing instruction cache performance for operating syste.. - Torrellas, Xia et al. - 1995
48   Tradeoffs in supporting two page sizes - Talluri, Kong et al. - 1992
46   Tracing with pixie (context) - Smith - 1991
45   Accurate low-cost methods for performance evaluation of cach.. (context) - Laha, Patel et al. - 1988
43   Software prefetching and caching for translation lookaside b.. - Bala, Kaashoek et al. - 1994
40   the inclusion properties for multi-level cache hierarchies (context) - Baer, Wang - 1988
40   ACM Transactions on Computer Systems (context) - Clark - 1983
40   kernel: A platform for accessing internet resources (context) - Peterson, Hutchinson et al. - 1990
39   Microkernel operating system architecture and mach (context) - Black, Golub et al. - 1992
39   Characterization of Alpha AXP performance using TP and SPEC .. (context) - Cvetanovic, Bhandarkar - 1994
38   Some efficient architecture simulation techniques - Bedichek
37   Hardware and software support for efficient exception handli.. - Thekkath, Levy - 1994
36   Characterizing the caching and synchronization performance o.. (context) - Torrellas, Gupta et al. - 1992
36   Sequential program prefetching in memory hierarchies (context) - Smith - 1978
36   TRAPEDS: producing traces for multicomputers via execution-d.. (context) - Stunkel, Fuchs
35   Dynamic page mapping policies for cache conflict resolution .. - Romer, Lee et al. - 1994
34   Prefetching in supercomputer instruction caches (context) - Smith, Hsu - 1992
33   An implementation of UNIX on an objectoriented operating sys.. - Khalidi, Nelson - 1993
33   Mache: no-loss trace compaction (context) - Samples
30   Systems for late code modification - Wall - 1992
29   Analysis of cache replacement algorithms (context) - Puzak - 1985
29   Analysis of cache performance for operating systems and mult.. (context) - Agarwal - 1989
29   Long address traces from RISC machines: generation and analy.. (context) - Borg, Kessler et al. - 1989
28   Translation lookaside buffer consistency: a software approac.. (context) - Black, Rashid et al. - 1989
28   Beyond micro-kernel design: decoupling modularity and protec.. (context) - Druschel, Peterson et al. - 1992
28   Organization and performance of a two-level virtual-real cac.. (context) - Wang, Baer et al. - 1989
27   The vmp multiprocessor: Initial experience (context) - Cheriton - 1988
27   Two methods for the efficient analysis of memory address tra.. (context) - Smith - 1977
26   Blocking: Exploiting spatial locality for trace compaction (context) - Agarwal, Huffman
26   Experimental evaluation of on-chip microprocessor cache memo.. (context) - Hill, Smith - 1984
26   The increasing irrelevance of IPC performance for microkerne.. - Bershad - 1992
24   How to use a 64-Bit virtual address space - Chase, Levy et al. - 1992
24   Active Memory: A new abstraction for memorysystem simulation - Lebeck, Wood
23   Distributed Operating Systems (context) - Goscinski - 1991
22   The KeyKOS nanokernel architecture (context) - Bomberger, Hardy et al. - 1992
21   BACH: BYU address collection hardware (context) - Flanagan, Grimsrud et al. - 1992
21   Monster: A tool for analyzing the interaction between operat.. (context) - Nagle, Uhlig et al. - 1992
21   BACH: BYU address collection hardware (context) - Flanagan, Nelson et al. - 1992
21   Characteristics of performance -optimal multi-level cache hi.. (context) - Przybylski, Horowitz et al. - 1989
20   cache address translation mechanism (context) - Wood, Eggers et al. - 1986
20   Memory Subsystem Performance of Programs with Intensive Heap.. - Diwan, Tarditi et al. - 1993
20   Accuracy of memory reference traces of parallel computations.. - Holliday, Ellis
20   Efficient trace-driven simulation methods for cache performa.. (context) - Wang, Baer
19   Effectiveness of trace sampling for performance debugging to.. - Martonosi, Gupta et al.
19   Trap-driven simulation with Tapeworm II - Uhlig, Nagle et al. - 1994
17   Cache evaluation and the impact on workload choice (context) - Smith - 1985
17   Bibliography and readings on CPU cache memories and related .. (context) - Smith - 1986
16   A design for efficient simulation of a multiprocessor (context) - Magnusson
16   Data movement in kernelized systems - Dean, Armand - 1991
15   The TLB slice - A low-cost highspeed address translation mec.. (context) - Taylor, Davies et al. - 1990
15   Instruction level profiling and evaluation of the IBM RS (context) - Stephens, Cogswell et al. - 1991
15   A simulation study of two-level caches (context) - Short, Levy - 1988
14   A case study of VAX-11 instruction set usage for compiler ex.. (context) - Wiecek - 1982
14   Analysis of multi-megabyte secondary CPU cache memories (context) - Kessler - 1991
14   Mach on a virtually addressed cache architecture (context) - Chao, Mackey et al. - 1990
13   Software methods for system address tracing (context) - Chen - 1993
13   Software methods for system address tracing (context) - Chen - 1993
12   BACH: A hardware monitor for tracing microprocessor-based sy.. (context) - Grimsrud, Archibald et al. - 1993
12   Measuring VAX 8800 performance with a histogram hardware mon.. (context) - Clark, Bannon et al. - 1985
12   The effect of speculative execution on cache performance (context) - Pierce, Mudge - 1994
12   The file system belongs in the kernel - Welch - 1991
11   Information content of CPU memory referencing behavior (context) - Hammerstrom, Davidson - 1977
11   Performance optimization of pipelined primary caches (context) - Olukotun, Mudge et al. - 1992
11   algorithms for analysis of writeback and sector memories (context) - Thompson, Smith - 1989
10   Techniques for cache and memory simulation using address ref.. - Holliday - 1991
10   DOS as a Mach (context) - Malan, Rashid et al. - 1991
10   Improving performance of small on-chip instruction caches (context) - Farrens, Pleszkun - 1989
9   PowerPC 601 and Alpha 21064: A tale of two RISCs (context) - Smith, Weiss - 1994
9   Computer Programming and Architecture: The VAX (context) - Levy, Jr - 1980
9   Page allocation to reduce access time of physical caches (context) - Bray, Lynch et al. - 1990
9   Performance trade-offs for microprocessor cache memories (context) - Alpert, Flynn - 1988
9   Multi-configuration simulation algorithms for the evaluation.. (context) - Sugumar - 1993
9   Principles of object-oriented operating system design - Campbell, Johnston et al. - 1991
9   system for Mach (context) - Forin, Golub et al. - 1991
8   Microprocessor memory management units (context) - Milenkovic - 1990
8   Memory behavior of an X11 window system - Chen
8   Performance of the VAX-11/780 translation buffer: Simulation.. (context) - Clark, Emer - 1985
8   Translation buffer performance in a UNIX environment (context) - Alexander, Keshlear et al. - 1985
8   Implementing a cache for a high-performance GaAs microproces.. (context) - Olukotun, Mudge et al. - 1991
8   A new methodology for accurate trace collection and its appl.. (context) - Flanagan - 1993
8   Incomplete trace data and trace-driven simulation - Flanagan, Nelson et al. - 1993
8   Moving the default memory manager out of the Mach kernel - Golub, Draves - 1991
8   Evaluation of the SPUR lisp architecture (context) - Taylor, Hilfinger et al. - 1986
8   Analyzing and tuning memory performance in sequential and pa.. (context) - Martonosi - 1994
7   Digital Technical Journal (context) - Sites, Chernoff et al. - 1992
7   Advanced Micro Devices (context) - Am, DX et al. - 1993
7   The meerkat multicomputer: tradeoffs in multicomputer archit.. - Bedichek - 1994
7   Operating system support on a RISC (context) - DeMoney, Moore et al. - 1986
7   Performance evaluation of on-chip register and cache organiz.. (context) - Eickemeyer, Patel - 1988
7   Architectural choices for multi-level cache hierarchies (context) - Baer, Wang - 1987
6   VAX Architecture Reference Manual (context) - Brunner - 1991
6   Tailoring a parallel trace-driven simulation technique to sp.. (context) - Lin, Baer et al. - 1988
6   Basic concepts of probability and statistics (context) - Hodges, Lehmann - 1964
6   Techniques for compressing program address traces (context) - Pleszkun - 1994
6   Fast-Cache: A new abstraction for memory-system simulation (context) - Lebeck, Wood - 1994
6   Software methods for system address tracing: implementation .. - Chen, Wall et al. - 1994
6   An enhanced access and cycle time model for onchip caches (context) - Wilton, Jouppi - 1994
6   Cache memory performance in a UNIX environment (context) - Alexander, Keshlear et al. - 1986
5   MicroDesign Resources (context) - Sebastopol - 1994
5   The Interaction of Virtual Memory and Cache Memory (context) - Lynch - 1993
5   Parallel trace-driven simulation of multiprocessor cache per.. (context) - Lin, Baer et al. - 1988
5   Architectural trade-offs in a latency tolerant gallium arsen.. (context) - Upton - 1994
5   MicroDesign Resources (context) - Sebastopol - 1992
5   IDtrace - A tracing tool for i486 simulation - Pierce, Mudge - 1994
5   A comparison of protection lookaside buffers and the PA-RISC.. - Wilkes, Sears - 1992
5   Improving the efficiency of UNIX file buffer caches - Braunstein, Riley et al. - 1989
5   Mimic: A fast S/370 simulator (context) - May
5   IDtrace - A tracing tool for i486 simulation - Pierce, Mudge - 1994
5   MicroDesign Resources (context) - Sebastopol - 1993
4   The inaccuracy of tracedriven simulation using incomplete tr.. - Flanagan, Nelson et al. - 1993
4   An analysis of the information content of address and data r.. (context) - Becker, Park
4   A characterization of processor performance in the VAX (context) - Emer, Clark - 1984
4   Personal Communication (context) - Flanagan - 1994
3   Using the mach communica- 176 tion primitives in X - Ginsberg, Baron et al. - 1993
3   Cache behavior in the presence of speculative execution - th.. (context) - Pierce - 1995
3   An address trace generator for trace-driven simulation of sh.. (context) - Lacy - 1988
3   Design considerations for single-chip computers of the futur.. (context) - Patterson, Sequin - 1980
3   Multiprocessor cache analysis with ATUM (context) - Sites, Agarwal - 1988
3   A Model and Prototype of VMS Using the Mach (context) - Wiecek, Kaler et al. - 1992
3   cache to minimize memory traffic (context) - Goodman, Hsu - 1986
3   Estimation of simulation error due to trace inaccuracies (context) - Grimsrud, Archibald et al. - 1992
3   Kernel-based Memory Simulation (context) - Uhlig
2   Bus and cache memory organizations for multi-processors - Winsor - 1989
2   A model for estimating trace-sampled miss ratios (context) - Wood, Hill et al.
2   Introduction to Shade (context) - Hsu - 1989
2   A page partition replacement algorithm (context) - Prieve - 1974
2   Performance of a RISC machine with two-level caches (context) - Happel, Jayasumana - 1992
2   Address translation of BACH i486 traces (context) - Grimsrud - 1993
2   Apple holds up 603 for cache (context) - Staff - 1994

[Article contains additional citations not shown here]

Documents on the same site (http://www.eecs.umich.edu/~tnm/phd.html):   More
Pseudo-Vector Machine For Embedded Applications - Lee   (Correct)
Compiler and Microarchitecture Mechanisms for Exploiting.. - Postiff (2001)   (Correct)
Loop Optimization Techniques On Multi-Issue Architectures - Kaiser   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC