Gary S. Tyson, Todd M. Austin  Home/Search
Context Related
| umich.edu/~tyson/Posts...micro30a.ps.gz mit.edu/~mfrank/co...son:micro:97.ps.gz Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: ogi.edu/~taustin/ (more) From: mit.edu/~mfrank/collect/ARB/ (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: As processors continue to exploit more instruction level parallelism, a greater demand is placed on reducing the effects of memory access latency. In this paper, we introduce a novel modification of the processor pipeline called memory renaming. Memory renaming applies register access techniques to load instructions, reducing the effect of delays caused by the need to calculate effective addresses for the load and all preceding stores before the data can be fetched. Memory renaming allows the... (Update)
Cited by: More
Intelligent Cache Management by Exploiting Dynamic.. - Fryman, Huneycutt.. (2005) (Correct)
Improving Processor Performance through Compiler-Assisted Block.. - Huang (2000) (Correct)
Three Extensions to Register Integration - Roth, Al. (2002) (Correct)
Similar documents (at the sentence level):
37.7%: Memory Renaming: Fast, Early and Accurate Processing of Memory .. - Tyson, Austin (1999) (Correct)
Active bibliography (related documents): More All
0.2: Reducing the Influence of Memory Access Instructions .. - Morancho, Llaberia, .. (1997) (Correct)
0.2: Path-Sensitive, Value-Flow Optimizations of Programs - Bodik (1999) (Correct)
0.2: Characterization of Repeating Dynamic Code Fragments - Spadini, Fertig, Patel (Correct)
Similar documents based on text: More All
0.4: Highly Accurate Data Value Prediction using Hybrid Predictors - Wang, Franklin (1997) (Correct)
0.1: On High-Bandwidth Data Cache Design for Multi-Issue Processors - Rivers, al. (1997) (Correct)
0.1: Classifying Load and Store Instructions for Memory.. - Reinman, Calder.. (1999) (Correct)
Related documents from co-citation: More All
31: Streamlining Inter-operation Memory Communication via Data Dependence Prediction (context) - Moshovos, Sohi - 1997
30: The Predictability of Data Values - Sazeides, Smith - 1997
27: Value Locality and Load Value Prediction - Lipasti, Wilkerson et al. - 1996
BibTeX entry: (Update)
Gary S. Tyson and Todd M. Austin. Improving the accuracy and performance of memory communication through renaming. In Proceedings of the 30th Annual International Symposium on Microarchitecture, pages 218--227, December 1--3, 1997. http://citeseer.ist.psu.edu/tyson97improving.html More
@inproceedings{ tyson97improving,
author = "Gary S. Tyson and Todd M. Austin",
title = "Improving the Accuracy and Performance of Memory Communication Through Renaming",
booktitle = "International Symposium on Microarchitecture",
pages = "218-227",
year = "1997",
url = "citeseer.ist.psu.edu/tyson97improving.html" }
Citations (may not include all citations):222 MIPS RISC Architecture (context) - Kane, Heinrich - 1992
190 Value locality and load value prediction - Lipasti, Wilkerson et al. - 1996
177 Evaluating future microprocessors: The simplescalar tool set - Burger, Austin et al. - 1996
102 Dynamic speculation and synchronization of data dependences - Moshovos, Breach et al. - 1997
93 Optimization of instruction fetch mechanisms for high issue .. - Conte, Menezes et al. - 1995
38 Zero-cycle loads: Microarchitecture support for reducing loa.. - Austin, Sohi - 1995
37 Look-ahead processors (context) - Keller - 1975
14 Two-level adaptive branch prediction (context) - Yeh, Patt - 1991
8 Reducing memory traffic with cregs - Dahl, O'Keefe - 1994
8 Microprocessor Report (context) - pentium, to - 1995
5 The performance potential of data dependence speculation and.. - Sazeidis, Vassiliadis et al. - 1996
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://www.cse.ogi.edu/~taustin/):
On High-Bandwidth Data Cache Design for Multi-Issue Processors - Rivers, al. (1997) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC