See this document in CiteSeerX!

Simultaneous Multithreading: Maximizing On-Chip Parallelism (1995)  (Make Corrections)  (251 citations)
Dean Tullsen, Susan J. Eggers, Henry M. Levy
Proceedings of the 22th Annual International Symposium on Computer Architecture



  Home/Search   Context   Related

Links:   DBLP

 
View or download:
davinci.snu.ac.kr/lin...tullsen95.ps.gz
washington.edu/research/smt...ISCA95.ps
utah.edu/~cs6802/smt.ps
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  davinci.snu.ac.kr/links/ilp/ (more)
From:  utah.edu/~cs6802/index
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: This paper examines simultaneous multithreading, a technique permitting several independent threads to issue instructions to a superscalar 's multiple functional units in a single cycle. We present several models of simultaneous multithreading and compare them with alternative organizations: a wide superscalar, a fine-grain multithreaded processor, and single-chip, multiple-issue multiprocessing architectures. Our results show that both (single-threaded) superscalar and fine-grain multithreaded ... (Update)

Cited by:   More
Multithreading in Rapid Prototyping Target Platforms - Jurgen Niehaus Karsten   (Correct)
A Technique for Collecting Simultaneous Multithreaded.. - Vega, Hamkalo.. (2006)   (Correct)
Loosely Coordinated Coscheduling In The Context Of . . . - Sodan (2005)   (Correct)

Active bibliography (related documents):   More   All
0.6:   Exploiting Thread-Level Parallelism On . . . - Lo (1998)   (Correct)
0.6:   Process Prefetching for a Simultaneous Multithreaded.. - Goncalves, Sagula.. (1999)   (Correct)
0.6:   Design and Performance of Multithreaded Architectures - Thekkath (1995)   (Correct)

Similar documents based on text:   More   All
0.2:   Using Software-Extended Architectures for Software.. - Witchel, Kaashoek   (Correct)
0.2:   Compiling for Instruction Cache Performance on a.. - Kumar, Tullsen (2002)   (Correct)
0.2:   Symbiotic Jobscheduling with Priorities for a.. - Snavely, Tullsen.. (2002)   (Correct)

Related documents from co-citation:   More   All
43:   Exploiting choice: Instruction fetch and issue on an implementable simultaneous .. - Tullsen, Eggers et al. - 1996
38:   Multiscalar processors - Sohi, Breach et al. - 1995
32:   The Tera computer system - Alverson, Callahan et al. - 1990

BibTeX entry:   (Update)

Dean M. Tullsen, Susan J. Eggers, and Henry M. Levy. Simultaneous multithreading: Maximizing on-chip parallelism. In Proceedings of the 22nd Annual International Symposium on Computer Architecture, pages 392--403, June 22--24, 1995. http://citeseer.ist.psu.edu/tullsen95simultaneous.html   More

@inproceedings{ tullsen95simultaneous,
    author = "Dean M. Tullsen and Susan Eggers and Henry M. Levy",
    title = "Simultaneous Multithreading: Maximizing On-Chip Parallelism",
    booktitle = "Proceedings of the 22th Annual International Symposium on Computer Architecture",
    pages = "392--403",
    year = "1995",
    url = "citeseer.ist.psu.edu/tullsen95simultaneous.html" }
Citations (may not include all citations):
358   The Tera computer system - Alverson, Callahan et al. - 1990  ACM   DBLP
241   A study of branch prediction strategies (context) - Smith - 1981  ACM   DBLP
230   Limits of instruction-level parallelism - Wall - 1991  ACM   DBLP
212   APRIL: a processor architecture for multiprocessing - Agarwal, Lim et al. - 1990  ACM   DBLP
157   Architecture and applications of the HEP multiprocessor comp.. (context) - Smith - 1981
157   Limits of control flow on parallelism - Lam, Wilson - 1992  ACM   DBLP
156   The multiflow trace scheduling compiler - Lowney, Freudenberger et al. - 1993  ACM
109   Multiprocessor simulation and tracing using Tango (context) - Davis, Goldschmidt et al. - 1991  ACM   DBLP
109   Comparative evaluation of latency reducing and tolerating te.. - Gupta, Hennessy et al. - 1991  ACM   DBLP
101   IEEE Transactions on Parallel and Distributed Systems (context) - Agarwal, in - 1992
93   High-bandwidth data memory systems for superscalar processor.. (context) - Sohi, Franklin - 1991  ACM   DBLP
72   MASA: A multithreaded processor architecture for parallel sy.. (context) - Halstead, Fujita - 1988  ACM   DBLP
70   The expandable split window paradigm for exploiting fine-gra.. - Franklin, Sohi - 1992  ACM   DBLP
67   An elementary processor architecture with simultaneous instr.. (context) - Hirata, Kimura et al. - 1992  ACM   DBLP
55   Exploring the benefits of multiple hardware contexts in a mu.. (context) - Weber, Gupta - 1989  ACM   DBLP
53   Processor coupling: Integrating compile time and runtime sch.. - Keckler, Dally - 1992  DBLP
49   Can dataflow subsume von Neumann computing (context) - Nikhil - 1989
44   Analysis of multithreaded architectures for parallel computi.. (context) - Saavedra-Barrera, Culler et al. - 1990  ACM   DBLP
40   Interleaving: A multithreading technique targeting multiproc.. - Laudon, Gupta et al. - 1994  DBLP
39   The Multiscalar Architecture - Franklin - 1993  ACM
38   Some efficient architecture simulation techniques - Bedichek - 1990
27   New CPU benchmark suites from SPEC (context) - Dixit - 1992  ACM
23   The effectiveness of multiple hardware contexts - Thekkath, Eggers - 1994  ACM   DBLP
20   A benchmark evaluation of a multi-threaded RISC processor ar.. (context) - Prasadh, Wu - 1991  DBLP
18   The concurrent execution of multiple instruction streams on .. (context) - Daddis, Torng - 1991  DBLP
10   Performance estimation of multistreamed (context) - Yamamoto, Serrano et al. - 1994
4   An overview of the 21164 AXP microprocessor (context) - Edmondson, Rubinfield - 1994
4   Technical Report -- MIT Concurrent VLSI Architecture Memo (context) - Dally, Keckler et al. - 1994
2   Single instruction steam parallelism is greater than two (context) - Butler, Yeh et al. - 1991
2   The synergistic effect of thread scheduling and caching in m.. (context) - McCrackin - 1993



The graph only includes citing articles where the year of publication is known.


Documents on the same site (http://davinci.snu.ac.kr/links/ilp/):   More
Value Locality and Load Value Prediction - Lipasti, al. (1996)   (Correct)
Multiscalar Processors - Sohi (1995)   (Correct)
Memory Bandwidth Limitations of Future Microprocessors - Burger (1996)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC