(Enter summary)
Abstract: This paper presents an architecture for an adaptive
equalizer that is dynamically reconfigurable for low-power
operation. The equalizer is composed of a signal processing
block which accomplishes the filtering operations and
a signal monitoring block which controls reconfiguration
by monitoring the equalizer performance and dynamically
powering up or down filter taps in order to conserve energy.
This reconfigurable equalizer is used in the design of a
51.84 Mb/s VDSL receiver core, and... (Update)
Context of citations to this paper: More
...in favor of real time reconfiguration to support the current situational case. This is the basis for reconfigurable ASICs (RASICs) [96] where just the amount of flexibility demanded by the application is introduced. Configuration cloning [73] caching, and compression...
Cited by: More
Reconfigurable Computing for Digital Signal Processing: A Survey - Tessier, Burleson (2000)
(Correct)
Active bibliography (related documents): More All
0.5: VLSI Systems Design of 51.84 Mb/s Transceivers for ATM-LAN and.. - Shanbhag
(Correct)
0.4: IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI).. - Systematic Approach To
(Correct)
0.3: A Proposed Architecture For A High-Data Rate Mobile Lmds.. - Katina Roshael Reece
(Correct)
Similar documents based on text: More All
0.6: Algorithms Transformation Techniques for Low-Power Wireless VLSI .. - Shanbhag (1998)
(Correct)
0.6: Low-power CDMA Multiuser Receiver Architectures - Tao Long And (1999)
(Correct)
0.4: A Low-power Multimedia Communication System for.. - Goel.. (1999)
(Correct)
Related documents from co-citation: More All
2: The Programmable Logic Data Book (context) - Inc - 1995
2: IEEE Signal Processing Magazine (context) - Lee, Architectures - 1988
BibTeX entry: (Update)
J. Tschanz and N. R. Shanbhag. A Low-power Reconfigurable Adaptive Equalizer Architecture. In Proceedings of the Asilomar Conference on Signals, Systems, and Computers, Monterey, CA, October 1999. http://citeseer.ist.psu.edu/tschanz99lowpower.html More
@misc{ tschanz99lowpower,
author = "J. Tschanz and N. Shanbhag",
title = "A Low-power Reconfigurable Adaptive Equalizer Architecture",
text = "J. Tschanz and N. R. Shanbhag. A Low-power Reconfigurable Adaptive Equalizer
Architecture. In Proceedings of the Asilomar Conference on Signals, Systems,
and Computers, Monterey, CA, October 1999.",
year = "1999",
url = "citeseer.ist.psu.edu/tschanz99lowpower.html" }
Citations (may not include all citations):
57
Pipeline interleaving and parallelism in recursive digital f.. (context) - Parhi, Messerschmitt - 1989
42
Algorithm transformation techniques for concurrent processor.. (context) - Parhi - 1989
18
Pipelined Adaptive Digital Filters (context) - Shanbhag, Parhi - 1994
12
A low power 128-tap digital adaptive equalizer for broadband.. (context) - Nicol, Larsson et al. - 1997
11
Minimizing power using transformations (context) - Chandrakasan, Potkonjak et al. - 1995
5
Dynamic algorithm transforms for low-power reconfigurable ad.. (context) - Goel, Shanbhag - 1999
3
Lower Layer Protocols and Physical Interfaces (context) - Specification - 1996
1
VLSI system design of 51.84 Mb/s transceiver for ATM-LAN and.. (context) - Shanbhag, Im - 1998
Documents on the same site (http://www.icims.csl.uiuc.edu/~shanbhag/vips/publications.html): More
Noise-Tolerant Dynamic Circuit Design - Wang, Shanbhag (1999)
(Correct)
Architecture Driven Filter Transformations - Manish Sharma And
(Correct)
Adaptive Error-Cancellation for Low-Power Digital Filtering - Wang, Shanbhag
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC