Josep Torrellas, Chun Xia, Russell Daigle  Home/Search
Context Related
| uiuc.edu/pub/researchgrou...osplace.ps uiuc.edu/iacomapapers/osplace.ps Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: uiuc.edu/iacoma/papers (more) From: uiuc.edu/papers (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: High instruction cache hit rates are key to high performance. One known technique to improve the hit rate of caches is to use an optimizing compiler to minimize cache interference via an improved layout of the code. This technique, however, has been applied to application code only, even though there is evidence that the operating system often uses the cache heavily and with less uniform patterns than applications. Therefore, it is unknown how well existing optimizations perform for systems... (Update)
Cited by: More
Exploiting Cache Locality At Run-Time - Yan (1998) (Correct)
A Hardware-Software Platform for Intrusion Prevention - Milenko Drini And (Correct)
Reducing Load Delay to Improve Performance of Internet-Computing.. - Krintz (2001) (Correct)
Similar documents (at the sentence level):
74.3%: Optimizing Instruction Cache Performance for Operating.. - Torrellas, Xia, Daigle (1995) (Correct)
43.8%: Exploiting Multiprocessor Memory Hierarchies For Operating Systems - Xia (1996) (Correct)
42.7%: Optimizing the Instruction Cache Performance of the.. - Torrellas, Xia, Daigle (1995) (Correct)
Active bibliography (related documents): More All
0.2: Improving the Data Cache Performance of Multiprocessor Operating .. - Chun Xia (1996) (Correct)
0.1: Low Perturbation Address Trace Collection for Operating.. - Russell Daigle (1996) (Correct)
0.1: Trap-driven Memory Simulation - Uhlig (1995) (Correct)
Similar documents based on text: More All
0.1: The Performance and Scalability of Distributed Shared Memory.. - Heinrich (1998) (Correct)
0.1: Unknown - (Correct)
0.1: Software Trace Cache for Commercial Applications - Ramirez, Larriba-Pey.. (Correct)
Related documents from co-citation: More All
33: Achieving high instruction cache performance with an optimizing compiler (context) - Hwu, Chang - 1989
27: Profile guided code positioning (context) - Pettis, Hansen - 1990
24: Program optimization for instruction caches (context) - McFarling - 1989
BibTeX entry: (Update)
J. Torrellas, C. Xia, and R. Daigle. Optimizing Instruction Cache Performance for Operating System Intensive Workloads. In Proceedings of the 1st International Symposium on High-Performance Computer Architecture, pages 360--369, January 1995. http://citeseer.ist.psu.edu/torrellas95optimizing.html More
@article{ torrellas98optimizing,
author = "Josep Torrellas and Chun Xia and Russel L. Daigle",
title = "Optimizing the Instruction Cache Performance of the Operating System",
journal = "IEEE Transactions on Computers",
volume = "47",
number = "12",
pages = "1363-1381",
year = "1998",
url = "citeseer.ist.psu.edu/torrellas95optimizing.html" }
Citations (may not include all citations):217 The Perfect Club Benchmarks: Effective Performance Evaluatio.. - Berry - 1989
176 Why Aren't Operating Systems Getting Faster as Fast as Hardw.. - Ousterhout - 1990
118 The Interaction of Architecture and Operating System Design - Anderson, Levy et al. - 1991
115 Program Optimization for Instruction Caches (context) - McFarling - 1989
110 The Impact of Operating System Structure on Memory System Pe.. - Chen, Bershad - 1993
86 Cache Performance of Operating System and Multiprogramming W.. (context) - Agarwal, Hennessy et al. - 1988
67 Page Placement Algorithms for Large Real-Indexed Caches - Kessler, Hill - 1992
51 Optimizing Instruction Cache Performance for Operating Syste.. - Torrellas, Daigle et al. - 1994
44 Trace Selection for Compiling Large C Application Programs t.. (context) - Chang, Hwu - 1988
40 ACM Transactions on Computer Systems (context) - Clark, in - 1983
36 Characterizing the Caching and Synchronization Performance o.. (context) - Torrellas, Gupta et al. - 1992
28 The Effect of Code Expanding Optimizations on Instruction Ca.. - Chen, Chang et al. - 1993
27 The VMP Multiprocessor: Initial Experience (context) - Cheriton, Gupta et al. - 1988
19 Optimal Allocation of On-chip Memory for Multiple-API Operat.. (context) - Nagle, Uhlig et al. - 1994
10 A Hardware Tracing Facility for a Multiprocessing Supercompu.. (context) - Andrews - 1990
4 Compile Time Intruction Cache Optimizations (context) - Mendlson, Pinter et al. - 1994
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://polaris.cs.uiuc.edu/iacoma/papers.html): More
Comprehensive Hardware and Software Support for Operating.. - Xia, Torrellas (1999) (Correct)
False Sharing and Spatial Locality in Multiprocessor Caches - Torrellas, Lam, Hennessy (1992) (Correct)
The Impact of Speeding up Critical Sections with Data.. - Trancoso, Torrellas (1996) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC