Nattawut Thepayasuwan, Alex Doboli  Home/Search
Context
Related
| sunysb.edu/~adobol...soc_codesign.ps.gz Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: sunysb.edu/~adobol...publications (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: This paper presents a hardware-software co-design methodology for resource constrained SoC fabricated in a deep submicron process. The novelty of the methodology consists in contemplating critical hardware and layout aspects during system level design for latency optimization. The effect of interconnect parasitic and delays is considered for characterizing bus speed and data communication times. The methodology permits coarse and medium grained resource sharing across tasks for execution... (Update)
Similar documents (at the sentence level):
5.3%: Integrated Hardware-Software Co-Synthesis and High-Level.. - Doboli (2001) (Correct)
Active bibliography (related documents): More All
1.7: Bus Architecture Synthesis for Hardware-Software.. - Thepayasuwan, Damle.. (2003) (Correct)
0.9: Layout Conscious Bus Architecture Synthesis for Deep.. - Thepayasuwan, Doboli (2003) (Correct)
0.6: Scheduling with Buss Access Optimization for Distributed.. - Eles, al. (Correct)
Similar documents based on text: More All
0.1: A Brief Survey of the Recent Developments in.. - Cai, Lloyd, Jelly (Correct)
0.1: Smart Sensor Architecture Customized for Image Processing.. - Yulei Weng And (2004) (Correct)
0.1: Integrated High-Level Synthesis and Power-Net Routing for.. - Doboli, Vemuri (2001) (Correct)
BibTeX entry: (Update)
@misc{ thepayasuwan-hardwaresoftware,
author = "Nattawut Thepayasuwan and Alex Doboli",
title = "Hardware-Software Co-Design of Resource Constrained Systems on Chip in
a Deep Submicron Technology",
url = "citeseer.ist.psu.edu/thepayasuwan03hardwaresoftware.html" }
Citations (may not include all citations):178 Modern Heuristic Techniques for Combinatorial Problems (context) - Reeves - 1993
171 Synthesis and Optimization of Digital Circuits (context) - De Micheli - 1994
82 Co-Synthesis of Hardware and Software for Digital Embedded S.. (context) - Gupta - 1995
75 Algorithms for VLSI Physical Design Automation (context) - Sherwani - 1999
37 System-level Synthesis using Evolutionary Algorithms - Blickle, Teich et al. - 1998
36 Communication Synthesis for Distributed Embedded Systems - Ortega, Boriello - 1998
32 SOS: Synthesis of Application-Specific Heterogeneous Multipr.. (context) - Prakash, Parker - 1992
31 Specification and Design of Embedded Hardware/Software Syste.. (context) - Gajski, Vahid - 1995
30 Codesign of Embedded Systems: Status and Trends - Ernst - 1998
26 Process Partitioning for Distributed Embedded Systems (context) - Hou, Wolf - 1996
26 Hardware-Software Co-synthesis of Distributed Embedded Syste.. (context) - Yen, Wolf - 1997
24 A Global Wiring Paradigm for Deep Submicron Design (context) - Sylvester, Keutzer - 2000
21 Protocol Selection and Interface Generation for HW-SW Codesi.. - Daveau, Marchioro et al. - 1997
17 System Level Design: Orthogonolization of Concerns and Platf.. (context) - Keutzer, Malik et al. - 2000
16 Scheduling for Embedded Real-Time Systems (context) - Balarin, Lavagno et al. - 1998
16 Scheduling with Bus Access Optimization for Distributed Embe.. (context) - Eles, Doboli et al. - 2000
16 A Low Power Hardware/Software Partitioning Approach for Core.. - Henkel - 1999
15 COSYN: Hardware-Software Co-Synthesis of Heterogeneous Distr.. (context) - Dave, Lakshminarayana et al. - 1999
13 Efficient Exploration of the SoC Communication Architecture .. - Lahiri, Raghunathan et al. - 2000
12 MOGAC: A Multiobjective Genetic Algorithm for the Co-Synthes.. - Dick, Jha - 1997
12 Viper: A Multiprocessor SOC for Advanced Set-Top Box and Dig.. - Dutta, Jensen et al. - 2001
12 Platune: A Tuning Framework for Systems-on-a-Chip Platforms - Givargis, Vahid - 2002
11 A Priori Wire Length Estimates for Digital Design (context) - Stroobandt - 2001
8 Allocation and Scheduling of Conditional Task Graphs in Hard.. - Xie, Wolf - 2001
8 Latency-Guided On-Chip Bus Network Design (context) - Drinic, Kirovski et al. - 2000
7 A Design Environment for High Throughput, Low Power Dedicate.. (context) - Davis, Zhang et al. - 2000
7 Scheduling Hardware/Software Systems Using Symbolic Techniqu.. - Strehl, Thiele et al. - 1999
6 Designing Systems-on-Chip using Cores - Bergamaschi, Lee - 2000
4 Scheduling under Control Dependencies for Heterogeneous Arch.. (context) - Doboli, Eles - 1998
4 Early Analysis Tools for System-on-a-Chip Design (context) - Darringer, Bergamaschi et al. - 2002
4 MILP Based Task Mapping for Heterogeneous Multiprocessor Sys.. - Bender - 1996
4 System-level Point-to-Point Communication Synthesis Using Fl.. (context) - Hu, Deng et al. - 2002
4 Co-Ware - a Design Environment for Heterogeneous Hardware /S.. (context) - Van Rompaey, Verkest et al. - 1996
3 Chip Segmented Bus: A Self-Timed Approach (context) - Seceleanu - 2002
2 Prediction of Net-Length Distribution for Global Interconnec.. (context) - Zarkesh-Ha, Davis et al. - 2000
2 Issues and Strategies for the Physical Design of System-on-C.. (context) - Bednar, Buffet et al. - 2002
2 A Heterogeneous Multiprocessors Architecture for Flexible Me.. - Rutten, van Eijndhoven et al. - 2002
1 The IBM ASIC/SoC Methodology - A Recipe for first-time Succe.. (context) - Doerre, Lackey - 2002
1 Adressing the System-on-aChip Woes Through Communication-Bas.. (context) - Sgroi, Sheets et al. - 2001
1 Bus-Based Communication Synthesis on Aystem Level (context) - Gasteier, Glesner - 1999
1 A Priori Wire Length Distribution Models With Multiterminal .. (context) - Stroobandt - 2003
1 Hardware/Software Co-synthesis for DSP Systems (context) - Battacharyya - 2002
1 A Globaly Critically/Local Phase Driven Algorithm for Constr.. (context) - Kalavade, Lee - 1994
1 Energy-Aware Runtime Scheudling for Embedded-Multiprocessor .. (context) - Yang, Wong et al. - 2001
www.convergencepromotions.com/ARM/catalog/156.html
Documents on the same site (http://www.ece.sunysb.edu/~adoboli/publications.html): More
Applying Stochastic Modeling to Bus Arbitration for.. - Kallakuri, Doboli.. (Correct)
Behavioral Synthesis of Analog Systems using.. - Doboli.. (1999) (Correct)
Post-Synthesis Back-Annotation of Timing Information.. - Eles, Kuchcinski.. (1995) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC