See this document in CiteSeerX!

Adaptive Explicitly Parallel Instruction Computing (2000)  (Make Corrections)  (6 citations)
Surendranath Talla of the requirements for the degree of Doctor of Philosophy ...



  Home/Search   Context   Related

 
View or download:
nyu.edu/csweb/Rese...surendranath.ps.gz
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  nyu.edu/csweb/Research/theses (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: xiv 1 (Update)


Context of citations to this paper:   More

...to study the benefits of various functional units and interconnect structures. Adaptive Explicitly Parallel Instruction Computing [26] and Dynamically Variable Instruction Set Architecture [20] represent notable works in this research area. Our approach starts from a...

Cited by:   More
Trimaran: An Infrastructure for Research in - Instruction-Level Parallelism..   (Correct)
ACRES Architecture and Compilation - Ang, Schlansker (2004)   (Correct)
A Co-simulation Study of Adaptive EPIC Computing - Valentin Stefan Gheorghita   (Correct)

Similar documents (at the sentence level):
8.0%:   Compiler Optimizations for Adaptive EPIC Processors - Palem, Talla, Wong (2001)   (Correct)

Active bibliography (related documents):   More   All
25.1:   Adaptive Explicitly Parallel Instruction Computing - Talla (2000)   (Correct)
2.2:   Improving Functional Density Through Run-Time Circuit.. - Wirthlin (1997)   (Correct)
1.0:   Implications of Reconfigurable VLSI in a Globally Networked .. - Alexander, O'Toole (1997)   (Correct)

Similar documents based on text:   More   All
0.1:   An Approach to Fault-tolerant Parallel Processing on.. - Karpjoo Jeong (1997)   (Correct)
0.1:   EPIC: Explicitly Parallel Instruction Computing - Schlansker, al. (2000)   (Correct)
0.1:   Region-based Register Allocation for EPIC Architectures - Kim (2001)   (Correct)

Related documents from co-citation:   More   All
5:   The Chimaera Reconfigurable Functional Unit - Hauck, Fry et al. - 1997
4:   Garp: A mips processor with a reconfigurable coprocessor - Hauser, Wawrzynek - 1997
4:   Processor Reconfiguration Through Instruction -Set Metamorphosis - Athanas, Silverman - 1993

BibTeX entry:   (Update)

S. Talla. Adaptive Explicitly Parallel Instruction Computing. PhD thesis, New York University, 2000. http://citeseer.ist.psu.edu/talla00adaptive.html   More

@phdthesis{ talla00adaptive,
    author = "Surendranath Talla",
    title = "Adaptive explicitly parallel instruction computing",
    year = "2000",
    url = "citeseer.ist.psu.edu/talla00adaptive.html" }
Citations (may not include all citations):
1399   Compilers: principles (context) - Aho, Sethi et al. - 1986
704   Applied Cryptography (context) - Schneier - 1994
686   a guide to the theory of np--completeness (context) - Garey, Johnson et al. - 1979
320   Mediabench: A tool for evaluating and synthesizing multimedi.. - Lee - 1997
292   Advanced compiler design and implementation (context) - Muchnick - 1997
230   Limits of instruction-level parallelism - Wall
216   Register allocation and spilling via graph coloring (context) - Chaitin - 1982
212   Optimization and approximation in deterministic sequencing a.. (context) - Graham, Lawler et al. - 1979
211   The Programmable Logic Data Book (context) - San, CA - 1994
176   GARP: A MIPS processor with a reconfigurable coprocessor - Hauser, Wawrzynek - 1997
157   Limits of control flow on parallelism - Lam, Wilson - 1992
151   Baring it all to software: RAW machines - Waingold, Taylor et al. - 1997
130   A VLIW architecture for a trace scheduling compiler (context) - Colwell, Nix et al. - 1987
125   Trace processors - Rotenberg, Jacobson et al. - 1997
119   Instruction-level parallel processing: History (context) - Rau, Fisher - 1993
114   Processor reconfiguration through instruction-set metamorpho.. - Athanas, Silverman - 1993
112   NP -complete scheduling problems (context) - Ullman - 1975
109   A high-performance microarchitecture with hardware-programma.. - Razdan, Smith - 1994
107   Global instruction scheduling for superscalar machines (context) - Bernstein, Rodeh - 1991
98   HPL PlayDoh Architecture Specification Version (context) - Kathail, Schlansker et al. - 1994
97   The case for a single-chip multiprocessor (context) - Olukotun, Nayfeh et al. - 1996
93   Programmable active memories: a performance assessment - Bertin, Roncin et al. - 1993
90   The CORDIC Trigonometric Computing Technique (context) - Volder - 1959
85   Programmable active memories: Reconfigurable systems come of.. - Vuillemin, Bertin et al. - 1996
82   Limits on multiple instruction issue - Smith, Johnson et al. - 1989
81   Implementing precise interrupts in pipelined processors (context) - Smith, Pleszkun - 1988
78   Register allocation via graph coloring - Briggs - 1992
77   Building and using a highly parallel programmable logic arra.. (context) - Gokhale, Holmes et al. - 1991
75   The CMU task parallel program suite - Dinda, Gross et al. - 1994
75   Register allocation via hierarchical graph coloring (context) - Callahan, Koblenz - 1991
71   Space-time scheduling of instruction-level parallelism on a .. - Lee, Barua et al. - 1997
69   Register allocation by priority--based coloring (context) - Chow, Hennessy - 1984
67   Measuring the parallelism available for very long instructio.. (context) - Nicolau, Fisher - 1984
66   OneChip: An FPGA processor with reconfigurable logic - Wittig, Chow - 1996
65   The chimaera reconfigurable functional unit - Hauck - 1997
65   The chimaera reconfigurable functional unit - Hauck, Fry et al. - 1997
59   The microarchitecture of superscalar processors - Smith, Sohi - 1995
58   A time-multiplexed FPGA (context) - Trimberger, Carberry et al. - 1997
57   The inhibition of potential parallelism by conditional jumps (context) - Riseman, Foster - 1972
52   Introduction to programmable active memories - Bertin, Roncin et al. - 1989
50   Fast implementations of RSA cryptography - Shand, Vuillemin - 1993
47   Detection and parallel execution of independent instructions (context) - Tjaden, Flynn - 1970
43   Field-Programmable Gate Array Technology (context) - Trimberger - 1994
43   Integrated predicated and speculative execution in the IMPAC.. - August, Connors et al. - 1998
40   Configurable computing solutions for automatic target recogn.. (context) - Villasenor, Schoner et al. - 1996
33   RaPiD -- reconfigurable pipelined datapath - Ebeling, Green et al. - 1996
33   Scheduling time-critical instructions on risc machines (context) - Palem, Simons - 1990
32   A framework for balancing control flow and predication - August, Hwu et al. - 1997
32   Dynamically scheduled VLIW processors - Rau
31   ective technique for VLIW and superscalar compilation (context) - mei, Hwu et al. - 1993
31   Configurable computing (context) - Villasenor, Mangione-Smith - 1997
31   A first generation DPGA implementation - Tau, Eslick et al. - 1995
31   Value locality and speculative execution - Lipasti - 1997
30   Managing pipeline-reconfigurable fpgas - Cadambi, rey et al. - 1998
30   Checkpoint repair for out-of-order execution machines (context) - Hwu, Patt - 1987
29   The IA-64 architecture at work (context) - Dulong - 1998
28   PRISC: Programmable Reduced Instruction Set Computers (context) - Razdan - 1994
27   Rapid implementation of a genetic sequence comparator using .. (context) - Lopresti - 1991
27   Rapid implementation of a genetic sequence comparator using .. (context) - Lopresti - 1991
27   Fast module mapping and placement for datapaths in FPGAs - Callahan, Chong et al. - 1998
26   Real time correlation-based stereo: algorithm (context) - Faugeras, Hotz et al. - 2013
26   Pam-blox: High performance fpga design for adaptive computin.. - Flynn, Mencer et al. - 1998
25   DISC: The dynamic instruction set computer - Wirthlin, Hutchings - 1995
25   Searching genetic databases on Splash - Hoang - 1993
24   ective compiler support for predicated execution using the h.. (context) - Mahlke, Lin et al. - 1992
22   Run time reconfiguration of FPGA for scanning genomic databa.. (context) - Lemoine, Merceron - 1995
22   An assessment of the suitability of FPGA-based systems for u.. - Petersen, Hutchings - 1995
21   Dpga utilization and application - DeHon - 1996
20   Generating instruction sets and microarchitectures from appl.. (context) - Huang, Despain - 1994
20   Hardware speedups in long integer multiplication - Shand, Bertin et al. - 1991
20   Deterministic scheduling with pipelined processors (context) - Bruno, Jones et al. - 1980
20   Generating instruction sets and microarchitectures from appl.. (context) - Huang, Despain - 1994
17   Genetic algorithms in software and in hardware --- A perform.. - Graham, Nelson - 1996
16   Walk-time techniques: Catalyst for architectural change (context) - Fisher - 1997
16   ective superscalar processors (context) - Palacharla, Jouppi et al. - 1997
15   Achieving high levels of instruction-level parallelism with .. (context) - Schlansker, Rau et al. - 1997
15   Spyder: A reconfigurable VLIW processor using FPGAs (context) - Iseli, Sanchez - 1993
14   Organization of computer systems -- the fixed plus variable .. (context) - Estrin - 1960
13   Complexity results for single-machine problems with positive.. - Brucker, Knust - 1998
13   A hardware genetic algorithm for the travelling salesman pro.. (context) - Graham, Nelson - 1995
13   a reconfigurable logic array (context) - Gokhale, Schott et al. - 1994
13   Synthesis of application specific instruction sets (context) - Huang, Despain - 1995
12   A survey of CORDIC algorithms for FPGA based computers - Andraka - 1998
12   Finding lines and building pyramids with Splash (context) - Abbott, Athanas et al. - 1994
11   Reconfigurable multi-bit processor for DSP applications in s.. (context) - Monaghan, Cowen - 1993
11   The geographical problem of the four colors (context) - Kempe
11   An integrated design environment for applicationspecific int.. (context) - Sato, Imai et al. - 1991
11   Use of reconfigurability in variable-length code detection a.. (context) - Brebner, Gray - 1995
11   High-level bit-serial datapath synthesis for multi-FPGA syst.. - Isshiki, Dai - 1996
11   Comparing the performance of FPGA-based custom computers wit.. (context) - Bergmann, Mudge - 1994
10   FPGA implementation of digital filters - Chou, Mohanakrishnan et al. - 1993
10   University of California at Berkeley (context) - Hauser, architecture - 1997
10   Fast parallel implementation of dft using configurable devic.. - Dandalis, Prasanna - 1997
9   EPIC: An architecture for instruction-level parallel process.. (context) - Schlansker, Rau - 2000
9   Field programmable gate arrays and floating point arithmetic (context) - Fagin, Renard - 1994
8   Viewing instruction set design as an optimization problem (context) - Holmer, Despain - 1991
8   A field-programmable gate array for systolic computing (context) - Furtek - 1993
8   The RAW compiler project - Agarwal, Amarasinghe et al. - 1997
8   Code generation and reorganization in the presence of pipeli.. (context) - Hennessy, Gross - 1982
7   Digital Processing of Speech Signals (context) - Rabiner, Schafer - 1978
7   Automated target recognition on splash - Rencher, Hutchings - 1997
7   architecture and instruction set reference manual (context) - August, Crozier et al. - 1998
6   High energy physics on DECPeRLe-1 programmable active memory - Moll, Vuillemin et al. - 1995
6   High-performance carry chains for fpgas - Hauck, Hosler et al. - 1998
6   A fast interrupt handling scheme for VLIW processors - Ozer, Sathaye et al. - 1998
6   The HARP reconfigurable computing system - Page - 1994
6   The lcode language and its environment (context) - Chang, Hwu - 1991
6   fast fourier transform on an FPGA-- based custom computing m.. (context) - Shirazi, Athanas et al. - 1995
6   Issues in wireless coding using run-time-reconfigurable FPGA.. (context) - Schoner, Jones et al. - 1995
5   A programmable real-time systolic processor architecture for.. (context) - Djunatan, Mengko - 1991
5   Limits to instruction level parallelism (context) - Wall - 1989
5   Register allocating via coloring (context) - Chaitin, Auslander et al. - 1981
5   The IDEA encryption algorithm (context) - Schneier - 1993
5   Pcode manual (context) - Warter, Haab - 1991
5   Processing by data and program blocks (context) - Scha - 1978
5   ZLIB documentation and sources (context) - Gailly, Adler
5   mesh array architectures (context) - Cypher, Sanz et al. - 1987
5   Implementing on line arithmetic on PAM (context) - Daumas, Muller et al. - 1994
4   On digit-recurrence division implementation for field progra.. (context) - Louie, Ercegovac - 1993
4   ISDS-A program that designs computer instruction sets (context) - Haney - 1969
4   Implementing filters with programmable logic (context) - Leeser, Chapman et al. - 1993
4   Programming with functional memory - Halverson, Lew - 1994
4   Application-driven design automation for microprocessor desi.. - Pyo, Su et al. - 1992
4   and the IEEE Computer Society (context) - SIGARCH, SIGOPS - 1987
4   Guest editors introduction: Billion-transistor architectures (context) - Burger, Goodman - 1997
4   RACER: A reconfigurable constraint-length 14 Viterbi decoder (context) - Yeh, Heygin et al. - 1996
4   FPGA implementation of a digital IQ demodulator using VHDL (context) - Jong, Lam et al. - 1997
4   Multicontext fieldprogrammable gate arrays (context) - DeHon - 1997
4   A novel ASIC design approach based on a new machine paradigm (context) - Hartenstein, Hirschbiel et al. - 1991
4   Register allocation (context) - Chow, Knobe et al.
3   A fast algorithm for multiprocessor scheduling (context) - Simons - 1980
3   Implementing a genetic algorithm on a parallel custom comput.. (context) - Sitko, Wazlowski et al. - 1995
3   Accelerating the risc processor using programmable logic (context) - Rajamani, Viswanath - 1995
3   A digit-recurrence square root implementation for field prog.. (context) - Louie, Ercegovac - 1993
3   An FPGA implementation of ATR using embedded RAM for control (context) - Ross - 1997
3   Register allocation in hyper-block for EPIC processors - Kim, Gopinath et al. - 1999
3   CLAyFUN tm Reference Manual (context) - Rupp - 1994
3   Frequency based live range splitting (context) - Kim, Leung - 1999
3   The interaction of compilation technology and computer archi.. (context) - Smith - 1994
3   FPGA implementation of real-time digital controllers using o.. (context) - Tisserand, Dimmler - 1997
3   Simultaneous multithreading (context) - Tullsen - 1996
3   Xilinx 6200 Preliminary Data Sheet (context) - San, CA - 1996
3   An FPGA implementation of a matched filter detector for spre.. (context) - Mathews, Gibb et al. - 1997
3   A class of optimal VLSI architectures for computing discrete.. (context) - Park, Prasanna - 1992
3   Incremental reconfiguration for pipelined applications - Schmidt - 1997
3   Parameterized convolution filtering in an FPGA (context) - Shoup - 1993
3   discrete cosine transform chip (context) - Sikstrom, Wanhammar et al. - 1987
2   An implementation of the gsm general data encryption algorit.. (context) - Xu, He et al. - 1994
2   Implementation of pre-processing and feature extraction of C.. (context) - Tse, Leung et al. - 1993
2   Implementation of fast fourier transforms and discrete cosin.. (context) - Panneerselvam, Graumann et al. - 1995
2   erential pulse code modulation (context) - di - 1984
2   A fast algorithm for scheduling time-constrainted instructio.. (context) - Leung, Palem et al. - 1998
2   Low level image processing operators on FPGA: Implementation.. (context) - de Barros, Akil - 1994
2   See also Blinn's comments [17] about MMX instruction set def.. (context) - Peleg, Wilkie et al. - 1997
2   and comparison of a hardware and a software implementation o.. (context) - Graham, description - 1996
2   Description of the RC2 encryption algorithm (context) - Rivest
2   The Era Of Embedded Computing (context) - Rau - 2000
2   A Methodology for Automated Design of Computer Instruction S.. (context) - Bennet - 1987
2   cient pyramid image coder (context) - Simoncelli, Abelson et al. - 1990
2   A dynamically reconfigurable computer architecture (context) - Saleeba
2   FPGA implementation of the block-matching algorithm for moti.. (context) - Sanz, De Zulueta et al. - 1996
2   MPEG software simulation group (context) - Eckart, play - 1994
2   Implementation of filter banks in field programmable gate ar.. (context) - Klock, Utne et al. - 1994
2   Makes several cogent comments about deficiencies in the Inte.. (context) - Blinn, corner et al. - 1997
2   National institute of standards and technology (context) - Integrity - 1989
2   comparison FPGA platform through SARATR algorithm implementa.. - comparison, platforms et al. - 1996
1   Coordinate rotation digital computer (context) - Meyer-Base, Meyer-Baese et al. - 1994
1   End-to-end Solutions for Reconfigurable Systems: The Program.. (context) - Palem - 1997
1   A fast constant coe#cient multiplier for the XC (context) - Kean, New et al. - 1996
1   Palem and Surendranath Talla and Patrick W (context) - Krishna - 1999
1   FPGA implementation of polynomial evaluation algorithms - Ercegovac, Muller et al. - 1995
1   Reduced Configuration Space Processor: Architecture and Comp.. (context) - Palem, Talla - 1997



The graph only includes citing articles where the year of publication is known.

Documents on the same site (http://cs.nyu.edu/csweb/Research/theses.html):   More
Adversarial Reasoning: A Logical Approach for Computer Go - Klinger (2001)   (Correct)
An On-Line Handwriting Recognizer with Fisher Matching, Hypotheses.. - Oh (2001)   (Correct)
Gedanken: A tool for pondering the tractability of correct.. - Ericson (1994)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC