Sarah Anne Margaret Talbot  Home/Search
Context Related
| doc.ic.ac.uk/~samt/msc.ps.gz Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: ala.doc.ic.ac.uk/~samt/pub (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: The execution time of a program is critically dependent on the rate at which instructions and data can be fetched from and written to memory. Over the last decade, processor speeds have increased by more than two orders of magnitude, but main memory speeds have only just doubled over the same period. As a result, the ability to execute instructions and process data far outstrips the rate at which main memory can provide them. In multiprocessors, this latency can reach hundreds or thousands of... (Update)
Context of citations to this paper: More
...the data item from the possibility of simultaneous update by two or more processors. 3. 1 Using CLARISSA The clarissa tool is based on [5]. Input parameters include cache line size, class threshold (the N value in Table 1) phase type (barrier or time slot) timeslot length and...
Cited by: More
Cautious, Machine-Independent Performance Tuning for.. - Talbot, Bennett, Kelly (Correct)
Active bibliography (related documents): More All
0.5: On The Implementation And Effectiveness Of Autoscheduling For.. - Moreira (1995) (Correct)
0.3: Simulation of a Two Level Web Cache Server - Belloum, Hertzberger (1998) (Correct)
0.3: Visualizing Computer Architecture Simulations - Graphical User Interface (Correct)
Similar documents based on text: More All
0.2: The Storage Capacity of Forgetful Neural Networks - Potts (1995) (Correct)
0.2: Naive Metaphysics: Merging Strawson's Theory of Individuals with .. - Schneider (2001) (Correct)
0.1: Iterative Source and Channel Decoding for GSM - Perkert, Kaindl (2001) (Correct)
BibTeX entry: (Update)
Sarah A. M. Talbot. Performance tuning of programs for shared-memory multiprocessors. Master's thesis, Department of Computing, Imperial College, London, U.K., 1995. http://citeseer.ist.psu.edu/talbot95performance.html More
@misc{ talbot95performance,
author = "S. Talbot",
title = "Performance tuning of programs for shared-memory multiprocessors",
text = "Sarah A. M. Talbot. Performance tuning of programs for shared-memory multiprocessors.
Master's thesis, Department of Computing, Imperial College, London, U.K.,
1995.",
year = "1995",
url = "citeseer.ist.psu.edu/talbot95performance.html" }
Citations (may not include all citations):367 Computer Architecture: A Quantitative Approach (context) - Hennessy, Patterson - 1990
253 Programming perl (context) - Wall, Schwartz - 1991
227 Kernighan and Dennis M (context) - Brian - 1988
142 High-Performance Computer Architecture (context) - Stone - 1993
138 SPLASH: Stanford parallel applications for shared-memory (context) - Singh, Weber et al. - 1992
88 A survey of cache coherence schemes for multiprocessors (context) - Stenstrom - 1990
81 Reducing false sharing on shared memory multiprocessors thro.. - Jeremiassen, Eggers - 1995
69 An execution profiler for modular programs (context) - Graham, Kessler et al. - 1983
65 Computer technology and architecture: An evolving interactio.. (context) - Hennessy, Jouppi - 1991
62 The Symmetry multiprocessor system (context) - Lovett, Thakkar - 1988
60 KSR1 Principles of Operations (context) - Research - 1992
50 Mtool: An integrated system for performance debugging shared.. (context) - Goldberg, Hennessy - 1993
49 False sharing and spatial locality in multiprocessor caches - Torrellas, Lam et al. - 1994
46 Cache coherence in large-scale shared-memory multiprocessors.. - Lilja - 1993
31 Cray Research Massively Parallel Processor System CRAY TD (context) - The, Massively et al. - 1993
28 High Performance Computing (context) - Dowd - 1993
21 Computer Organization & Design: The Hardware /Software Inter.. (context) - Patterson, Hennessy - 1994
20 Some computer organisations and their effectiveness (context) - Flynn - 1972
19 Effectiveness of trace sampling for performance debugging to.. - Martonosi, Gupta et al. - 1993
17 Tuning memory performance of sequential and parallel program.. - Martonosi, Gupta et al. - 1995
5 Iterative solution of the incompressible navier-stokes equat.. (context) - Tanyi, Thatcher
4 and Mass Transfer (context) - Welty, Wicks et al. - 1983
3 Simulating Computer Architectures (context) - Muller - 1993
2 Department of Electrical Engineering (context) - Goldschmidt, multiprocessors et al. - 1993
1 MemSpy: Analysing memory system bottlenecks in programs (context) - Martonosi, Gupta et al. - 1992
Documents on the same site (http://www-ala.doc.ic.ac.uk/~samt/pub.html): More
Stable Performance For Cc-Numa Using First Touch Page.. - Sarah Talbot (Correct)
Using Proxies to Reduce Controller Contention in Large.. - Bennett (1996) (Correct)
Reducing Controller Contention in Shared-Memory.. - Talbot, Kelly (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC