(Enter summary)
Abstract: We describe the architecture for a single-chip aegis processor which can be used to build computing systems secure against both physical and software attacks. Our architecture assumes that all components external to the processor, such as memory, are untrusted. We show two different implementations. In the first case, the core functionality of the operating system is trusted and implemented in a security kernel. We also describe a variant implementation assuming an untrusted operating system. (Update)
Cited by: More
RIFLE: An Architectural Framework for User-Centric - Information-Flow Security Neil
(Correct)
A Combined Hardware and Software Architecture for - Secure Computing Org
(Correct)
A Cache Design for a Security Architecture for - Microprocessors Sam Jorg
(Correct)
Similar documents (at the sentence level):
70.1%: AEGIS: Architecture for Tamper-Evident and.. - Suh, Clarke.. (2003)
(Correct)
6.0%: Hardware Mechanisms for Memory Integrity Checking - Suh, Clarke, Gassend, van.. (2002)
(Correct)
6.0%: Efficient Memory Integrity Verification and.. - Suh, Clarke.. (2003)
(Correct)
Active bibliography (related documents): More All
2.1: The AEGIS Processor Architecture for.. - Suh, Clarke.. (2003)
(Correct)
0.3: Caches and Hash Trees for Efficient Memory Integrity .. - Gassend, Suh.. (2003)
(Correct)
0.2: Proxy-Based Security Protocols in Networked Mobile.. - Burnside, Clarke.. (2002)
(Correct)
System load high. Please wait...
Timeout. Please try your query later.
Similar documents based on text: More All
0.8: Offline Integrity Checking of Untrusted Storage - Clarke, Gassend, Suh, van..
(Correct)
0.7: Offline Authentication of Untrusted Storage - Clarke, Gassend, Suh, van..
(Correct)
0.5: Incremental Multiset Hash Functions and Their.. - Clarke, Devadas.. (2003)
(Correct)
Related documents from co-citation: More All
24: Architectural support for copy and tamper resistant software
- Lie, Thekkath et al. - 2000
9: Mondrian Memory Protection
- Witchel, Cates et al. - 2002
8: A Secure and Reliable Bootstrap Architecture
- Arbaugh, Farber et al. - 1997
BibTeX entry: (Update)
G. Edward Suh, Dwaine Clarke, Blaise Gassend, Marten van Dijk, and Srinivas Devadas. aegis: Architecture for tamper-evident and tamper-resistant processing. In Proceedings of the 17 Int'l Conference on Supercomputing, June 2003. 20 http://citeseer.ist.psu.edu/suh03aegis.html More
@misc{ suh03aegis,
author = "G. Suh and D. Clarke and B. Gassend and M. van Dijk and S. Devadas",
title = "aegis: Architecture for tamper-evident and tamper-resistant processing",
text = "G. Edward Suh, Dwaine Clarke, Blaise Gassend, Marten van Dijk, and Srinivas
Devadas. aegis: Architecture for tamper-evident and tamper-resistant processing.
In Proceedings of the 17 Int'l Conference on Supercomputing, June 2003.
20",
year = "2003",
url = "citeseer.ist.psu.edu/suh03aegis.html" }
Citations (may not include all citations):
1529
A Method for Obtaining Digital Signatures and Public-Key Cry..
- Rivest, Shamir et al. - 1978 ACM DBLP
428
IEEE Transactions on Information Theory (context) - Di and, Hellman et al. - 1976
161
The SimpleScalar Tool Set (context) - Burger, Austin - 1997
98
JFlow: Practical Mostly-Static Information Flow Control
- Myers - 1999 DBLP
63
A Secure and Reliable Bootstrap Architecture
- Arbaugh, Farber et al. - 1997 ACM
59
Transforming out timing leaks
- Agat - 2000 ACM DBLP
57
Using Secure Coprocessors
- Yee - 1994
57
Software protection and simulation on oblivious RAMs
- Goldreich, Ostrovsky - 1996 ACM DBLP
57
Programmable Secure Coprocessor (context) - Smith, Weingart et al. - 1999
54
Architectural Support for Copy and Tamper Resistant Software
- Lie, Thekkath et al. - 2000 ACM DBLP
32
SPEC CPU (context) - Henning
9
can mobile agents do secure electronic transactions on untru.. (context) - Claessens, Preneel et al. - 2003
9
How to Manage Persistent State in DRM Systems
- Shapiro, Vingralek - 2001 ACM DBLP
8
Silicon Physical Random Functions
- Gassend, Clarke et al. - 2002 ACM DBLP
8
Protocols for public key cryptography (context) - Merkle - 1980
6
gbs vlsi implementation ae rijndael algorithm (context) - Verbauwhede, for et al. - 2001
6
Unlocking the design secrets (context) - Schaumont, Kuo et al. - 2002
5
A Business Overview (context) - Carroll, Juarez et al. - 2002
5
FIPS PUB 197: Advanced Encryption Standard (context) - Science - 2001
4
Massachusetts Institute of Technology (context) - Sarmenta, PhD - 2001
4
SSL and TLS: Designing and Building Secure Systems (context) - Rescola - 2001
4
Caches and merkle trees for efficient memory integrity verif.. (context) - Gassend, Suh et al. - 2003
2
Hardware mechanisms for memory integrity checking (context) - Suh, Clarke et al. - 2002
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://www.lcs.mit.edu/publications/pubs/pdf/): More
Proving Correctness of a Distributed Shared Memory Implementation - Castro (1999)
(Correct)
Experience with Fine-Grain Synchronization in MIMD Machines.. - Yeung, Agarwal (1993)
(Correct)
Write Barrier Removal by Static Analysis - Zee, Rinard (2002)
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC