Karsten Strehl, Lothar Thiele, Dirk Ziegenbein, Rolf Ernst, Jürgen Teich  Home/Search
Context Related
| tik.ee.ethz.ch/pub/peop...CODES99.ps.gz date.unipaderborn.de/...STZET99a.ps.gz Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: tik.ee.ethz.ch/~symbolic (more) From: date.unipaderborn...publications (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: In this paper, a scheduling method for heterogeneous embedded systems is developed. At first, an internal representation model called FunState is presented which enables the explicit representation of nondeterminism and scheduling using a combination of functions and state machines. The new scheduling method is able to deal with mixed data/control flow specifications and takes into account different mechanisms of non-determinism as occurring in the design of embedded systems. Constraints... (Update)
Context of citations to this paper: More
...networks exist and are employed in diverse application domains. An example is a recently introduced model of computation called FunState [5], 6] 7] which combines dataflow properties with finite state machine behavior and is especially suited to embedded systems design....
.... 43] dynamic dataflow graphs [44] actors with data dependent execution times [45] free choice Petri nets [46] and FunState models [47]. In the following, the latter approach to conflictdependent scheduling of FunState models is sketched. Problems which are typical for the...
Cited by: More
FunState - An Internal Design Representation for Codesign - Strehl, Thiele, Gries.. (2001) (Correct)
Interval Diagrams for Efficient Symbolic Verification of.. - Strehl, Thiele (2000) (Correct)
Similar documents (at the sentence level):
67.8%: Scheduling Hardware/Software Systems Using Symbolic.. - Strehl, Thiele.. (1999) (Correct)
30.3%: Symbolic Methods Applied to Formal Verification and Synthesis in.. - Strehl (2000) (Correct)
Active bibliography (related documents): More All
0.3: Automata-Based Symbolic Scheduling - Haynal (2000) (Correct)
0.2: Interface Design of VHDL Simulation for Hardware-Software.. - Wonyong Sung (1997) (Correct)
0.2: Accelerated SAT-based Scheduling of Control/Data Flow Graphs - Seda Ogrenci Memik (Correct)
Similar documents based on text: More All
0.5: SPI - A System Model for Heterogeneously Specified.. - Ziegenbein, Richter.. (2002) (Correct)
0.5: Embedded System Design using the SPI Workbench - Jersak, Ziegenbein, Wolf.. (2000) (Correct)
0.4: SCF - State Machine Controlled Flow Diagrams - Thiele, Teich, Naedele.. (1998) (Correct)
Related documents from co-citation: More All
3: Graph-based algorithms for boolean function manipulation - Bryant - 1986
3: FunState ---an internal design representation for codesign - Thiele, Strehl et al. - 1999
3: Symbolic Methods Applied to Formal Verification and Synthesis in Embedded System.. - Strehl - 2000
BibTeX entry: (Update)
K. Strehl, L. Thiele, D. Ziegenbein, R. Ernst, and J. Teich, "Scheduling hardware/software systems using symbolic techniques, " in Proceedings of the 7th International Workshop on Hardware/Software Codesign (CODES'99), Rome, Italy, May 3--5, 1999, pp. 173--177. http://citeseer.ist.psu.edu/strehl99scheduling.html More
@inproceedings{ strehl99scheduling,
author = "Karsten Strehl and Lothar Thiele and Dirk Ziegenbein and Rolf Ernst and J{\"u}rgen Teich",
title = "Scheduling Hardware/Software Systems Using Symbolic Techniques",
booktitle = "Proceedings of the 7th International Workshop on Hardware/Software Codesign ({CODES} '99)",
month = "3--5,",
address = "Rome, Italy",
pages = "173--177",
year = "1999",
url = "citeseer.ist.psu.edu/strehl99scheduling.html" }
Citations (may not include all citations):1726 Graph-based algorithms for boolean function manipulation - Bryant - 1986
210 Synchronous data flow (context) - Lee, Messerschmitt - 1987
106 Dataflow process networks - Lee, Parks - 1995
71 Scheduling dynamic dataflow graphs with bounded memory using.. - Buck - 1993
44 Relative scheduling under timing constraints: algorithms for.. - Ku, De Micheli - 1992
20 Combining multiple models of computation for scheduling and .. - Ziegenbein, Ernst et al. - 1998
20 Symbolic model checking of process networks using interval d.. - Strehl, Thiele - 1998
16 Software synthesis for real-time information processing syst.. - Cornero, Thoen et al. - 1995
14 Dynamic scheduling and synchronization synthesis of concurre.. - Jr, De Micheli - 1994
14 Representation of process mode correlation for scheduling - Ziegenbein, Ernst et al. - 1998
13 Compile-time scheduling of dynamic constructs in dataflow pr.. - Ha, Lee - 1997
12 Quasi-static scheduling of embedded software using free-choi.. - Sgroi, Lavagno et al. - 1998
9 Interval diagram techniques for symbolic model checking of P.. - Strehl, Thiele - 1999
4 and conditionals in statically scheduled block diagram langu.. (context) - Lee, iteration - 1988
4 Efficient encoding for exact symbolic automatabased scheduli.. (context) - Haynal, Brewer - 1998
3 Ensemble representation and techniques for exact control-dep.. (context) - Radivojevic, Brewer - 1994
2 SCF---state machine controlled flow diagrams - Thiele, Teich et al. - 1998
Documents on the same site (http://www.tik.ee.ethz.ch/~symbolic): More
Symbolic Model Checking of Process Networks Using Interval.. - Strehl, Thiele (1998) (Correct)
Scheduling Hardware/Software Systems Using Symbolic.. - Strehl, Thiele.. (1999) (Correct)
Interval Diagram Techniques for Symbolic Model Checking of Petri.. - Thiele (1999) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC