Karsten Strehl, Lothar Thiele, Matthias Gries, Dirk Ziegenbein, Rolf Ernst, Juergen Teich  Home/Search
Context Related
Links: DBLP | date.unipaderborn.de/...STZETG00.ps.gz Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: date.upb.de/engl...publicationse (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: In this paper, an internal design model called FunState (functions driven by state machines) is presented that enables the representation of different types of system components and scheduling mechanisms using a mixture of functional programming and state machines. It is shown how properties relevant for scheduling and verification of specification models such as Boolean dataflow, cyclostatic dataflow, synchronous dataflow, marked graphs, and communicating state machines as well as Petri nets... (Update)
Cited by: More
Models of Computation and Languages for Embedded System Design - Jantsch, Sander (2005) (Correct)
Models of Computation in the Design Process - Jantsch, Sander (2005) (Correct)
Reactive Process Networks - Marc Geilen And (Correct)
Similar documents (at the sentence level):
25.7%: FunState - An Internal Design Representation for Codesign - Thiele, Strehl.. (1999) (Correct)
23.4%: Symbolic Methods Applied to Formal Verification and Synthesis in.. - Strehl (2000) (Correct)
Active bibliography (related documents): More All
3.1: Interval Diagrams for Efficient Symbolic Verification of.. - Strehl, Thiele (2000) (Correct)
1.2: Regular State Machines - Thiele, Teich, Strehl (2000) (Correct)
0.9: Scheduling Hardware/Software Systems Using Symbolic.. - Strehl, Thiele.. (1999) (Correct)
Similar documents based on text: More All
0.6: SCF - State Machine Controlled Flow Diagrams - Thiele, Teich, Naedele.. (1998) (Correct)
0.5: Representation of Process Mode Correlation for Scheduling - Ziegenbein, Richter.. (1998) (Correct)
0.4: System Design for Flexibility - Haubelt, Teich, Richter, Ernst (2002) (Correct)
Related documents from co-citation: More All
10: Synchronous dataflow (context) - Lee, Messerschmitt - 1987
9: The semantics of a simple language for parallel programming (context) - Kahn - 1974
8: Dataflow Process Networks - Lee, Parks - 1995
BibTeX entry: (Update)
L. Thiele, K. Strehl, D. Ziegenbein, R. Ernst, and J. Teich. FunState ---an internal design representation for codesign. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD-99), pages 558--565, San Jose, California, November 7--11, 1999. http://citeseer.ist.psu.edu/strehl01funstate.html More
@article{ stg01a,
author = {Karsten Strehl and Lothar Thiele and Matthias Gries
and Dirk Ziegenbein and Rolf Ernst and Juergen
Teich},
title = {Fun{S}tate - An
Internal Design Representation for Codesign},
journal = {IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
year = 2001,
volume = 9,
number = 4,
pages = {524-544},
month = aug,
url = {citeseer.ist.psu.edu/strehl01funstate.html} }
Citations (may not include all citations):1726 Graph-based algorithms for boolean function manipulation - Bryant ACM DBLP
1582 Scheduling algorithms for multiprogramming in a hard-real-ti.. - Liu, Layland - 1973 ACM DBLP
1312 A generalized processor sharing approach to flow control in .. (context) - Parekh, Gallager - 1993 DBLP
1174 Statecharts: A visual formalism for complex systems - Harel - 1987
603 Kluwer Academic Publishers (context) - McMillan, Checking - 1993
292 Service disciplines for guaranteed performance service in pa.. - Zhang - 1995
250 A self-clocked fair queueing scheme for broadband applicatio.. (context) - Golestani
210 Synchronous dataflow (context) - Lee, Messerschmitt - 1987
207 The ATM Forum Technical Committee, ATM User-Network Interfac.. (context) - Forum, ATM et al. - 1994
163 Hardware-software cosynthesis for microcontrollers (context) - Ernst, Henkel et al. - 1993 ACM
161 Hardware-Software CoDesign of Embedded Systems: The Polis Ap.. (context) - Balarin, Chiodo et al. - 1997
150 Static scheduling of synchronous data flow programs for digi.. (context) - Lee, Messerschmitt - 1987 ACM DBLP
106 Dataflow process networks - Lee, Parks - 1995 ACM
82 The STATEMATE semantics of statecharts - Harel, Naamad - 1996 ACM DBLP
71 Scheduling Dynamic Dataflow Graphs with Bounded Memory Using.. - Buck - 1993 ACM
64 Marked directed graphs (context) - Commoner, Holt - 1971 DBLP
45 A framework for comparing models of computation (context) - Lee, Sangiovanni-Vincentelli - 1998
44 Relative scheduling under timing constraints: algorithms for.. - Ku, De Micheli - 1992
40 A comparison of statecharts variants (context) - von der Beeck - 1994 ACM DBLP
39 Telecommunications systems engineering using SDL (context) - Saracco, Smith et al. - 1989 ACM
21 Detecting cycles in dynamic graphs in polynomial time (preli.. (context) - Kosaraju, Sullivan - 1988
20 Symbolic model checking of process networks using interval d.. - Strehl, Thiele - 1998 ACM DBLP
20 Combining multiple models of computation for scheduling and .. - Ziegenbein, Ernst et al. - 1998 ACM
20 Scheduling of conditional process graphs for the synthesis o.. (context) - Eles, Kuchcinski et al. - 1998 ACM DBLP
19 SpecCharts: a VHDL frontend for embedded systems - Vahid, Narayan et al. - 1995
16 Software synthesis for real-time information processing syst.. - Cornero, Thoen et al. - 1995 ACM DBLP
16 FunState---an internal design representation for codesign - Thiele, Strehl et al. - 1999
15 Cyclo-Static Data Flow: Model and implementation (context) - Engels, Bilsen et al. - 1994
14 Representation of process mode correlation for scheduling - Ziegenbein, Richter et al. - 1998 ACM DBLP
14 Dynamic scheduling and synchronization synthesis of concurre.. - Jr, De Micheli - 1994 ACM
13 Compile-time scheduling of dynamic constructs in dataflow pr.. - Ha, Lee - 1997 ACM
12 Quasi-static scheduling of embedded software using free-choi.. - Sgroi, Lavagno et al. - 1998
9 Dynamic data flow and control flow in high level DSP code sy.. (context) - Pankert, Mauss et al.
9 Interval diagram techniques for symbolic model checking of P.. - Strehl, Thiele - 1999 ACM DBLP
7 Representation of function variants for embedded system opti.. - Richter, Ziegenbein et al. - 1999 ACM DBLP
7 The olympus synthesis system (context) - De Micheli, Ku et al. - 1990 ACM
6 Development of a static load balancing tool (context) - Bilsen, Wauters et al. - 1993
6 PCC: A modeling technique for mixed control/data flow system.. (context) - Grotker, Schoenen et al. - 1997
6 Analysis of free schedule in periodic graphs (context) - Backes, Schwiegelshohn et al. - 1992 ACM DBLP
5 Argonaute: graphical description, semantics, and verificatio.. - Maraninchi - 1989
5 Recurrences, iteration, and conditionals in statically sched.. (context) - Lee - 1988
4 Interval diagram techniques and their applications - Strehl, Thiele - 1999
3 FunState---functions driven by state machines (context) - Thiele, Teich et al. - 1998
3 Some problems in dynamic and periodic graphs (context) - Orlin - 1984
3 Colored Petri Nets: A high level language for system design .. (context) - Jensen
3 Ensemble representation and techniques for exact control-dep.. (context) - Radivojevic, Brewer - 1994 ACM
3 Scheduling hardware/software systems using symbolic techniqu.. - Strehl, Thiele et al. - 1999
3 A preliminary study of hierarchical finite state machines wi.. (context) - Girault, Lee et al. - 1997
3 Scheduling hardware/software systems using symbolic techniqu.. - Strehl, Thiele et al. - 1999 ACM
2 Regular state machines - Thiele, Teich et al. - 2000
2 A model for scheduling protocolconstrained components and en.. (context) - Haynal, Brewer - 1999
2 Symbolic Methods Applied to Formal Verification and Synthesi.. - Strehl - 2000
2 Interval diagrams: Increasing e#ciency of symbolic real-time.. (context) - Strehl - 1999
2 E#cient encoding for exact symbolic automata-based schedulin.. (context) - Haynal, Brewer - 1998
2 High-level embedded system specifications based on process a.. (context) - Boung, Huss et al. - 1999
1 E#ective heterogeneous design and co-simulation (context) - Chang, Kalavade et al. - 1995
1 The ATM Forum Technical Committee, UTOPIA, An ATM-PHY Interf.. (context) - Forum, UTOPIA et al. - 1995
1 Interval diagrams for e#cient symbolic verification of proce.. (context) - Strehl, Thiele - 2000
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://www-date.upb.de/engl/publications-e.html): More
Synthesis of FPGA Implementations from Loop Algorithms - Bednara, Teich (2001) (Correct)
Extending Partial Suborders - Fekete, Köhler, Teich (Correct)
Regular State Machines - Thiele, Teich, Strehl (2000) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC