J. Gregory Steffan  Home/Search
Context
Related
| toronto.edu/~steffan/papers...thesis.ps Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: toronto.edu/~steff...publications (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Novel architectures that support multithreading, for example chip multiprocessors, have become increasingly commonplace over the past decade: examples include the Sun MAJC, IBM Power4, Alpha 21464, and Intel Xeon, HP PA8800. However, only workloads composed of independent threads can take advantage of these processors---to improve the performance of a single application, that application must be transformed into a parallel version. Unfortunately the process of parallelization is extremely... (Update)
Similar documents (at the sentence level): More
18.1%: Hardware Support for Thread-Level Speculation - Steffan (2003) (Correct)
6.3%: A Scalable Approach to Thread-Level Speculation - Steffan, Colohan, Zhai, Mowry (2000) (Correct)
6.0%: Architectural Support for Thread-Level Data Speculation - Steffan, Colohan, Mowry (1997) (Correct)
Active bibliography (related documents): More All
1.4: Compiler Optimization of Value Communication for Thread-Level.. - Zhai (2005) (Correct)
1.2: Software Logging under Speculative Parallelization - Garzaran, Prvulovic.. (Correct)
1.1: Compiler Optimization of Scalar Value Communication.. - Zhai, Colohan.. (2002) (Correct)
Similar documents based on text: More All
0.6: Compiler Optimization of Memory-Resident Value.. - Zhai, Colohan.. (2004) (Correct)
0.2: Generating Network Topologies That Obey Power Laws - Palmer, Steffan (2000) (Correct)
0.1: The Potential for Using Thread-Level Data Speculation to.. - Steffan, Mowry (1998) (Correct)
BibTeX entry: (Update)
@misc{ steffan-hardware,
author = "J. Gregory Steffan",
title = "Hardware Support for Thread-Level Speculation",
url = "citeseer.ist.psu.edu/steffan03hardware.html" }
Citations (may not include all citations):866 Techniques and Tools (context) - Aho, Sethi et al. - 1986
443 Improving Direct-Mapped Cache Performance by the Addition of.. - Jouppi - 1990
269 Multiscalar Processors - Sohi, Breach et al. - 1995
251 Simultaneous Multithreading: Maximizing On-Chip Parallelism - Tullsen, Eggers et al. - 1995
246 On optimistic methods for concurrency control (context) - Kung, Robinson - 1981
222 The SGI Origin: A ccNUMA Highly Scalable Server (context) - Laudon, Lenoski - 1997
217 NASA Ames Research Center (context) - Bailey, Barton et al. - 1991
186 Exploiting choice: Instruction fetch and issue on an impleme.. - Tullsen, Eggers et al. - 1996
159 The LRPD Test: Speculative Run-Time Parallelization of Loops.. - Rauchwerger, Padua - 1995
157 Limits of Control Flow on Parallelism - Lam, Wilson - 1992
139 The Predictability of Data Values - Sazeides, Smith - 1997
136 superscalar microprocessor (context) - Yeager - 1996
125 Trace processors - Rotenberg, Jacobson et al. - 1997
122 Multilisp: a language for concurrent symbolic computation (context) - Robert, Halstead - 1985
117 Clock rate versus IPC: the end of the road for conventional .. - Agarwal, Hrishikesh et al. - 2000
116 Highly accurate data value prediction using hybrid predictor.. - Wang, Franklin - 1997
107 A new solution of dijkstra's concurrent programming problem (context) - Lamport - 1974
104 Lazy code motion - Knoop, Ruthing
103 Speculative execution based on value prediction - Gabbay, Mendelson - 1996
102 Dynamic speculation and synchronization of data dependences - Moshovos, Breach et al. - 1997
97 The Case for a Single-Chip Multiprocessor (context) - Olukotun, Nayfeh et al. - 1996
87 Concurrency control performance modeling: Alternatives and i.. (context) - Agrawal, Carey et al. - 1987
79 Removing architectural bottlenecks to the scalability of spe.. - Prvulovic, Garzaran et al. - 2001
76 Doacross: Beyond vectorization for multiprocessors (context) - Cytron - 1986
74 Speculative Versioning Cache - Gopal, Vijaykumar et al. - 1998
74 Transactional memory: Architectural support for lock-free da.. - Herlihy, Moss - 1993
74 Evaluation of Release Consistent Software Distributed Shared.. - Dwarkadas, Keleher et al. - 1993
72 A Dynamic Multithreading Processor - Akkary, Driscoll - 1998
72 Data Speculation Support for a Chip Multiprocessor (context) - Hammond, Willey et al. - 1998
70 Selective value prediction - Calder, Reinman et al. - 1999
67 ARB: A Hardware Mechanism for Dynamic Reordering of Memory R.. - Franklin, Sohi - 1996
63 Concurrent reading and writing (context) - Lamport - 1977
57 Simultaneous multithreading: A platform for next-generation .. - Eggers, Emer et al.
53 Software DSM Protocols that Adapt between Single Writer and .. - Amza, Dwarkadas et al. - 1997
53 High-speed multiprocessors and compilation techniques (context) - Padua, Kuck et al. - 1980
46 Quantifying the complexity of superscalar processors - Palacharla, Jouppi et al. - 1996
44 Distributed simulation and the time warp operating system (context) - Jefferson, Beckman et al. - 1987
44 Hardware for Speculative Run-Time Parallelization in Distrib.. - Zhang, Rauchwerger et al. - 1998
38 A Scalable Approach to Thread-Level Speculation - Steffan, Colohan et al. - 2000
38 Architectural Support for Scalable Speculative Parallelizati.. - Cintra, nez et al. - 2000
36 Techniques for reducing consistency-related information in d.. (context) - Carter, Bennett et al. - 1995
32 Speeding up irregular applications in shared-memory multipro.. - Zhang, Torrellas - 1995
30 A chip multiprocessor architecture with speculative multithr.. - Krishnan, Torrellas - 1999
30 Clustered Speculative Multithreaded Processors - Marcuello, Gonzlez - 1999
30 Focusing processor policies via critical-path prediction - Fields, Rubin et al. - 2001
26 the value locality of store instructions - Lepak, Lipasti - 2000
26 University of Wisconsin -- Madison (context) - Franklin, Architecture - 1993
26 An Architecture for Mostly Functional Languages (context) - Knight - 1986
24 Exceeding the dataflow limit via value prediction (context) - Lipasti, Shen - 1996
20 MAJC: Microprocessor Architecture for Java Computing (context) - Tremblay - 1999
19 Value prediction for speculative multithreaded architectures - Marcuello, Tubella et al. - 1999
18 Ev8: The post-ultimate alpha (context) - Emer - 2001
17 Asim: A performance model framework (context) - Emer, Ahuja et al. - 2002
15 Techniques for speculative run-time parallelization of loops - Gupta, Nim - 1998
15 Techniques for Speculative Run-Time Parallelization of Loops - Gupta, Nim - 1998
14 Os support for improving data locality on cc-numa compute se.. - Verghese, Devine et al. - 1996
14 Lazy threads: Implementing a fast parallel call - Goldstein, Schauser et al. - 1996
12 Hardware for Speculative Parallelization of Partially-Parall.. - Zhang, Rauchwerger et al. - 1999
12 Power4: A Dual-CPU Processor Chip (context) - Kahle - 1999
11 A study of single-chip processor/ cache organizations for la.. - Farrens, Tyson et al. - 1994
10 Compiler optimization of scalar value communication between .. - Zhaia, Colohan et al. - 2002
10 Special Issue on Multithreaded Architectures (context) - Tsai, Huang et al. - 1999
8 Languages and Compilers for Parallel Computing (context) - Tjiang, Wolf et al. - 1992
7 Data memory alternatives for multiscalar processors - Breach, Vijaykumar et al. - 1996
7 Low-cost thread-level data dependence speculation on multipr.. - Rundberg, Stenstrom - 2000
7 Memory dependency prediction using store sets (context) - Chrysos, Emer - 1998
6 The Need for Fast Communication in Hardware-Based Speculativ.. - Krishnan, Torrellas - 1999
6 Thread-Spawning Scheme for Speculative Multithreading - Marcuello, alez - 2002
5 Suds: Primitive mechanisms for memory dependence speculation - Frank, Moritz et al. - 1999
4 Learning cross-thread violations in speculative parallelizat.. (context) - Cintra, Torrellas - 2002
3 Compiling sequential programs for a thread level speculative.. (context) - Colohan, Zhaia et al. - 2003
3 Alpha 21264/ev67 microprocessor hardware reference manual - Corporation
2 Hardware support for extracting coarse-grain speculative par.. (context) - Figueirdo, Fortes - 2001
2 Tradeoffs in buffering memory state for thread-level specula.. (context) - Garzaran, Prvulovic et al. - 2003
2 Personal communication (context) - Veenstra, mips
2 Technical Report CMU-CS (context) - Morrisett, Herlihy - 1993
http://www.spechbench.org
http://www.sibyte.com/mercurian
Documents on the same site (http://www.eecg.toronto.edu/~steffan/publications.html): More
Extending Cache Coherence to Support Thread-Level Data.. - Steffan, Colohan, Mowry (1998) (Correct)
Generating Network Topologies That Obey Power Laws - Palmer, Steffan (2000) (Correct)
Improving Value Communication for Thread-Level Speculation - Steffan, Colohan, Zhai.. (2002) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC