(Enter summary)
Abstract: Thread-Level Speculation (TLS) allows us to automatically
parallelize general-purpose programs by supporting parallel execution
of threads that might not actually be independent. In
this paper, we show that the key to good performance lies in the
three different ways to communicate a value between speculative
threads: speculation, synchronization, and prediction. The difficult
part is deciding how and when to apply each method.
This paper shows how we can apply value prediction, dynamic... (Update)
Context of citations to this paper: More
...that breaks inter task true dependences by predicting the communicated values. This approach, in itself, is not novel [1, 15, 16, 21]; what is novel is the manner in which the predictions are made. Rather than use a history based hardware widget, our approach uses...
Cited by: More
Tolerating Dependences Between Large Speculative.. - Christopher Colohan..
(Correct)
Decoupled Software Pipelining with the Synchronization.. - Rangan, Vachharajani..
(Correct)
Master/slave Speculative Parallelization And Approximate Code - Zilles (2002)
(Correct)
Similar documents (at the sentence level):
35.8%: Hardware Support for Thread-Level Speculation - Steffan (2003)
(Correct)
Active bibliography (related documents): More All
1.0: Compiler Optimization of Scalar Value Communication.. - Zhai, Colohan.. (2002)
(Correct)
0.9: Compiler Optimization of Value Communication for Thread-Level.. - Zhai (2005)
(Correct)
0.5: A Scalable Approach to Thread-Level Speculation - Steffan, Colohan, Zhai, Mowry (2000)
(Correct)
Similar documents based on text: More All
0.7: Compiler Optimization of Memory-Resident Value.. - Zhai, Colohan.. (2004)
(Correct)
0.6: Compiler Optimization of Memory-Resident Value.. - Zhai, Colohan.. (2004)
(Correct)
Related documents from co-citation: More All
8: Architectural Support for Scalable Speculative Parallelization in Shared-Memory ..
- Cintra, Martnez et al. - 2000
6: Data speculation support for a chip multiprocessor (context) - Hammond, Willey et al. - 1998
6: A Scalable Approach to Thread-Level Speculation
- Steffan, Colohan et al. - 2000
BibTeX entry: (Update)
J. G. Steffan, C. B. Colohan, A. Zhai, and T. C. Mowry. "Improving Value Communication for Thread-Level Speculation." Intl. Symp. on High-Performance Computer Architecture, February 2002. http://citeseer.ist.psu.edu/steffan02improving.html More
@inproceedings{ steffan02improving,
author = "J. Gregory Steffan and Christopher B. Colohan and Antonia Zhai and Todd C. Mowry",
title = "Improving Value Communication for Thread-Level Speculation",
booktitle = "{HPCA}",
pages = "65-",
year = "2002",
url = "citeseer.ist.psu.edu/steffan02improving.html" }
Citations (may not include all citations):
866
Techniques and Tools (context) - Aho, Sethi et al. - 1986
269
Multiscalar Processors
- Sohi, Breach et al. - 1995
251
Simultaneous Multithreading: Maximizing On-Chip Parallelism
- Tullsen, Eggers et al. - 1995
139
The Predictability of Data Values
- Sazeides, Smith - 1997
136
superscalar microprocessor (context) - Yeager - 1996
136
Parallel programming with polaris (context) - Blume, Doallo et al. - 1996
125
Trace processors
- Rotenberg, Jacobson et al. - 1997
116
Highly accurate data value prediction using hybrid predictor..
- Wang, Franklin - 1997
104
Lazy code motion
- Knoop, Ruthing
103
Speculative execution based on value prediction
- Gabbay, Mendelson - 1996
102
Dynamic speculation and synchronization of data dependences
- Moshovos, Breach et al. - 1997
76
Doacross: Beyond vectorization for multiprocessors (context) - Cytron - 1986
74
Speculative Versioning Cache
- Gopal, Vijaykumar et al. - 1998
72
Data Speculation Support for a Chip Multiprocessor (context) - Hammond, Willey et al. - 1998
72
A Dynamic Multithreading Processor
- Akkary, Driscoll - 1998
70
Selective value prediction
- Calder, Reinman et al. - 1999
67
ARB: A Hardware Mechanism for Dynamic Reordering of Memory R..
- Franklin, Sohi - 1996
53
Preliminary experiences with the Fortran D compiler
- Hiranandani, Kennedy et al. - 1993
53
High-speed multiprocessors and compilation techniques (context) - Padua, Kuck et al. - 1980
38
A Scalable Approach to Thread-Level Speculation
- Steffan, Colohan et al. - 2000
38
Architectural Support for Scalable Speculative Parallelizati..
- Cintra, Martnez et al. - 2000
30
Clustered Speculative Multithreaded Processors
- Marcuello, Gonzlez - 1999
30
Focusing processor policies via critical-path prediction
- Fields, Rubin et al.
26
the value locality of store instructions
- Lepak, Lipasti - 2000
24
Exceeding the dataflow limit via value prediction (context) - Lipasti, Shen - 1996
20
MAJC: Microprocessor Architecture for Java Computing (context) - Tremblay - 1999
19
Architectural Support for Thread-Level Data Speculation
- Steffan, Colohan et al. - 1997
19
Value prediction for speculative multithreaded architectures
- Marcuello, Tubella et al. - 1999
15
Techniques for Speculative Run-Time Parallelization of Loops
- Gupta, Nim - 1998
12
Power4: A Dual-CPU Processor Chip (context) - Kahle - 1999
10
Special Issue on Multithreaded Architectures (context) - Tsai, Huang et al. - 1999
8
Languages and Compilers for Parallel Computing (context) - Tjiang, Wolf et al. - 1992
7
Memory dependency prediction using store sets (context) - Chrysos, Emer - 1998
6
The Need for Fast Communication in Hardware-Based Speculativ..
- Krishnan, Torrellas - 1999
4
Learning cross-thread violations in speculative parallelizat.. (context) - Cintra, Torrellas - 2002
http://www.sibyte.com/mercurian
http://www.spechbench.org
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://www.cs.cmu.edu/~steffan/items/publications.html):
CALIS: Competitive Agents That Learn To Interact and Survive - Steffan
(Correct)
Architectural Requirements for In-Pipeline CCMs - Gregory Steffan Reconfigurable
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC