Mircea R. Stan, Wayne P. Burleson  Home/Search
Context Related
| virginia.edu/~mrs8n/jou...tvlsi95.ps.gz Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: virginia.edu/~mrs8n/resume (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Technology trends and especially portable applications drive the quest for low-power VLSI design. Solutions that involve algorithmic, structural or physical transformations are sought. The focus is on developing low power circuits without affecting too much the performance (area, latency, period). For CMOS circuits most power is dissipated as dynamic power for charging and discharging node capacitances. This is why many promising results in lowpower design are obtained by minimizing the number... (Update)
Cited by: More
Low-Swing On-Chip Signaling Techniques: - Effectiveness And Robustness (Correct)
Reducing Transitions on Memory Buses Using Sectorbased - Encoding Technique Yazdan (Correct)
Power-optimal Encoding for DRAM Address Bus - Wei-Chung Cheng And (2000) (Correct)
Active bibliography (related documents): More All
1.3: Low-Power Encodings for Global Communication in CMOS VLSI - Stan, Burleson (1997) (Correct)
0.7: Limited-weight codes for low-power I/O - Stan, Burleson (Correct)
0.7: Coding a Terminated Bus for Low Power - Stan, Burleson (1995) (Correct)
Similar documents based on text: More All
0.5: Low Power CMOS with Sub-Volt Supply Voltages - Stan (2001) (Correct)
0.3: Low-power CMOS clock drivers - Stan, Burleson (1995) (Correct)
0.2: Performance Driven Partitioning for Low Power I/O Encodings - Od In Gs (Correct)
Related documents from co-citation: More All
22: Asymptotic zerotransition activity encoding for address busses in low-power micr.. (context) - BENINI, DE MICHELI et al. - 1997
17: Exploiting the locality of memory references to reduce the address bus energy - Musoll, Lang et al. - 1997
16: System-level power optimization of special purpose applications: The Beach Solut.. (context) - BENINI, DE MICHELI et al. - 1997
BibTeX entry: (Update)
M. R. Stan and W. P. Burleson. Bus-invert coding for low-power I/O. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 3:49--58, 1995. http://citeseer.ist.psu.edu/stan95businvert.html More
@misc{ stan95businvert,
author = "M. Stan and W. Burleson",
title = "Bus-invert coding for low-power I/O",
text = "M. R. Stan and W. P. Burleson. Bus-invert coding for low-power I/O. IEEE
Transactions on Very Large Scale Integration (VLSI) Systems, 3:49--58, 1995.",
year = "1995",
url = "citeseer.ist.psu.edu/stan95businvert.html" }
Citations (may not include all citations):1575 Computer Architecture - A Quantitative Approach (context) - Hennessy, Patterson - 1990
296 Low-Power CMOS Digital Design - Chandrakasan, Sheng et al. - 1992
200 Principles of CMOS VLSI Design (context) - Weste, Eshraghian - 1988
158 Estimation of Average Switching Activity in Combinational an.. - Ghosh, Devadas et al. - 1992
80 On Average Power Dissipation and Random Pattern Testability (context) - Shen, Ghosh et al. - 1992
64 Interconnections and Packaging for VLSI (context) - Bakoglu - 1990
52 HYPER-LP: A System for Power Minimization Using Architectura.. (context) - Chandrakasan, Potkonjak et al. - 1992
45 Estimation of Power Dissipation in CMOS Combinational Circui.. - Devadas, Keutzer et al. - 1990
40 Transition Density, A Stochastic Measure of Activity in Digi.. - Najm - 1991
37 Introduction to Chip and System Design (context) - Gajski, Dutt et al. - 1992
26 A 200-MHz 64-bit Dual-Issue CMOS Microprocessor (context) - Dobberpuhl - 1992
19 Limited-weight codes for low power I/O - Stan, Burleson - 1994
11 Integrated Circuit Having Outputs Configured for Reduced Sta.. (context) - Fletcher - 1987
11 Estimating the Power Consumption of CMOS Adders (context) - Callaway, Swartzlander - 1993
9 Noise Reduction Using Low Weight and Constant Weight Coding .. (context) - Tabor - 1990
9 Comparison of Wafer Scale Integration with VLSI Packaging Ap.. (context) - Neugebauer, Carlson - 1987
4 Low-power polygon renderer for computer graphics (context) - Tan, Meng - 1993
4 Low power and paradox (context) - Wilson - 1993
3 Shift register generators for circular FIFOs (context) - Stan - 1991
2 Codes to Reduce Switching Transients Across VLSI I/O Pins (context) - Park, Maeder - 1992
2 Contact ray@rambus (context) - Overview, Inc et al. - 1993
2 Simultaneous Switching Noise (context) - Kodical - 1993
2 An Approach to Power Minimization Using Transformations (context) - Chandrakasan, Potkonjak et al. - 1992
1 Designing with the IDT SyncFIFO: the Architecture of the Fut.. (context) - Gardner - 1992
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://www.ee.virginia.edu/~mrs8n/resume.html): More
Schematic Driven Layout Using the MOSIS Design Kit for .. - Stan, Garrett, Kolla, .. (Correct)
Low-Power Encodings for Global Communication in CMOS VLSI - Stan, Burleson (1997) (Correct)
Analog VLSI for Robot Path Planning - Mircea Stan (1994) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC