Robert F. Sproull Ivan E. Sutherland Sun Microsystems Laboratories, Inc....  Home/Search
Context Related
| iastate.edu/~lei/r...counterflowarch.ps utah.edu/~myers/ee69...smli_tr9425.ps Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: iastate.edu/~lei/resea...research (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: : The counterflow pipeline processor architecture (cfpp) is a proposal for a family of microarchitectures for risc processors. The architecture derives its name from its fundamental feature, namely that instructions and results flow in opposite directions within a pipeline and interact as they pass. The architecture seeks geometric regularity in processor chip layout, purely local control to avoid performance limitations of complex global pipeline stall signals, and simplicity that might lead... (Update)
Similar documents based on text: More All
1.8: Conceptual Indexing: A Better Way to Organize Knowledge - Woods (1997) (Correct)
0.5: A Counterflow Pipeline Experiment - Coates, Ebergen, Lexau, Fairbanks.. (1999) (Correct)
0.3: Designing Control Logic for Counterflow Pipeline Processor Using .. - Yakovlev (1995) (Correct)
Related documents from co-citation: More All
14: The design of an asynchronous microprocessor (context) - Martin, Burns et al. - 1989
10: A micropipelined ARM - Furber, Day et al. - 1993
9: Communications of the ACM (context) - Sutherland - 1989
BibTeX entry: (Update)
Robert F. Sproull, Ivan E. Sutherland, and Charles E. Molnar. The counterflow pipeline processor architecture. IEEE Design & Test of Computers, 11(3):48--59, Fall 1994. http://citeseer.ist.psu.edu/sproull94counterflow.html More
@article{ sproull94counterflow,
author = "Robert F. Sproull and Ivan E. Sutherland and Charles E. Molnar",
title = "The Counterflow Pipeline Processor Architecture",
journal = "IEEE Design \& Test of Computers",
volume = "11",
number = "3",
pages = "48--59",
year = "1994",
url = "citeseer.ist.psu.edu/sproull94counterflow.html" }
Citations (may not include all citations):2732 Communicating Sequential Processes (context) - Hoare - 1985
1575 Computer Architecture: A Quantitative Approach (context) - Hennessy - 1990
198 Trace theory for automatic hierarchical verification of spee.. (context) - Dill - 1989
102 System Timing (context) - Seitz - 1980
78 Micropipelines (context) - Sutherland - 1989
27 Translating concurrent communicating programs into delay-ins.. (context) - Brunvand - 1989
15 Macromodular computer systems (context) - Clark - 1967
15 Macromodular computer systems (context) - Clark - 1974
11 The Metaflow Architecture (context) - Popescu, Schultz et al. - 1991
2 Parts-r-Us: A Chip Aparts (context) - Brunvand - 1987
The graph only includes citing articles where the year of publication is known.
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC