(Enter summary)
Abstract: This paper evaluates the performance of emerging network
processors---in particular, designs that employ
multiple hardware contexts to hide memory latency---
in constructing IP routers. Such processors are designed
to forward minimum-sized IP packets at line
speeds, with the advantage (over ASIC-based solutions)
of being programmable. However, programming
such network processors involves two challenges.
The first is how to effectively employ the
multiple contexts in a way that fully utilizes... (Update)
Cited by: More
Queue Management for QoS Provision Build on Network Processor - Zhou, Lin, Li, Tan (2003)
(Correct)
Adaptive End-to-End Quality of Service Guarantees in IP Networks - Pletka (2004)
(Correct)
Towards High-performance Active Networking - Ruf, Pletka, Erni, Droz, Plattner (2003)
(Correct)
Active bibliography (related documents): More All
0.7: Scheduling Computations on a Programmable Router - Bavier, Karlin, Peterson, Qie (2000)
(Correct)
0.1: Embedded Computational Elements in Extensible Routers - Karlin (2003)
(Correct)
0.1: Hybrid Resource Control for Fast-Path Active Extensions - Patel (2003)
(Correct)
Similar documents based on text: More All
0.5: Unknown - Technology Journal Network (2002)
(Correct)
0.4: Evaluating Network Processors using NetBench - Memik, Mangione-Smith (2002)
(Correct)
0.3: NetBench: A Benchmarking Suite for Network Processors - Memik, Mangione-Smith, Hu (2001)
(Correct)
Related documents from co-citation: More All
9: Building a robust software-based router using network processors
- Spalink, Karlin et al. - 2001
5: Random early detection gateways for congestion avoidance
- Floyd, Jacobson - 1993
4: Intel. IXP1200 Network Processor Datasheet. http://www. intel.com/design/network/datashts/278298.htm.
BibTeX entry: (Update)
T. Spalink, S. Karlin, and L. Peterson. Evaluating network processors in IP forwarding. Technical report 626-00, Princeton University, November 2000. http://www.cs.princeton. edu/nsg/router/papers/ixp.html. http://citeseer.ist.psu.edu/spalink00evaluating.html More
@misc{ spalink00evaluating,
author = "T. Spalink and S. Karlin and L. Peterson",
title = "Evaluating network processors in IP forwarding",
text = "T. Spalink, S. Karlin, and L. Peterson. Evaluating network processors in
IP forwarding. Technical report 626-00, Princeton University, November 2000.
http://www.cs.princeton. edu/nsg/router/papers/ixp.html.",
year = "2000",
url = "citeseer.ist.psu.edu/spalink00evaluating.html" }
Citations (may not include all citations):
358
The Tera Computer System
- Alverson, Callahan et al. - 1990
101
Router Plugins: A Software Architecture for Next Generation .. (context) - Decasper, Dittia et al. - 1998
92
Active Bridging
- Alexander, Shaw et al. - 1997
70
Active network vision and reality: lessons from a capsule-ba..
- Wetherall - 1999
58
Activating Networks: A Progress Report (context) - Smith, Calvert et al. - 1999
52
The Click Modular Router
- Morris, Kohler et al. - 1999
46
PCI Local Bus Specification (context) - Interest, Hillsboro - 1998
32
OS Support for General-Purpose Routers
- Peterson, Karlin et al. - 1999
17
An OS Interface for Active Routers
- Peterson, Gottlieb et al. - 2001
3
CompactPCI Ethernet Controllers Product Family Data Sheet (context) - Incorporated, California - 1999
3
Level One TM IXP1200 Network Processor Advance Datasheet (context) - Communications, An et al. - 1999
2
IQ2000 Network Processor Product Brief (context) - Corporation, Colorado - 2000
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://www.cs.princeton.edu/~scott/):
SurfBoard - A Hardware Performance Monitor for SHRIMP - Karlin, Clark, Martonosi (1999)
(Correct)
Scheduling Computations on a Programmable Router - Qie, Bavier, Peterson, Karlin (2000)
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC