Michael D. Smith, Mike Johnson, Mark A. Horowitz  Home/Search
Context Related
| harvard.edu/hube/publicat...asplos89.ps Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: harvard.edu/hube/p...publications (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: This paper demonstrates that highly-optimized, non-scientific applications also contain ample instruction-level concurrency to sustain an execution rate of two instructions per clock cycle. However, the cost requirements necessary to provide the instruction bandwidth needed by the instructionexecution unit make this performance difficult to achieve (Update)
Cited by: More
Dataflow: A Complement to Superscalar - Budiu, Artigas, Goldstein (2005) (Correct)
Characterizing a New Class of Threads in Scientific .. - Rodrigues, Murphy, .. (Correct)
Journal of Instruction-Level Parallelism 6 (2004) 1-23.. - Ai Access Foundation (2004) (Correct)
Active bibliography (related documents): More All
0.6: Boosting Beyond Static Scheduling in a Superscalar Processor - Smith, Lam, Horowitz (1990) (Correct)
0.4: The Multiscalar Architecture - Franklin (1993) (Correct)
0.2: Loop Optimization Techniques On Multi-Issue Architectures - Kaiser (Correct)
Similar documents based on text: More All
0.3: Evolution of Microprocessor DSP Architecture - Säckinger (1997) (Correct)
0.3: Available Instruction-Level Parallelism for Superscalar and.. - Jouppi, Wall (1989) (Correct)
0.2: The Microarchitecture of Superscalar Processors - Smith, Sohi (1995) (Correct)
Related documents from co-citation: More All
41: Limits of Instruction Level Parallelism - Wall
39: Available instruction level parallelism for superscalar and superpipelined machi.. - Jouppi, Wall - 1989
27: Limits of control flow on parallelism - Lam, Wilson - 1992
BibTeX entry: (Update)
Michael D. Smith, Mike Johnson, and Mark A. Horowitz. Limits on multiple instruction issue. In Proceedings of the Third International Conference on Architecture Support for Programming Languages and Operating Systems, pages 290--302, 1989. http://citeseer.ist.psu.edu/smith89limits.html More
@inproceedings{ smith89limits,
author = "M. D. Smith and M. Johnson and M. A. Horowitz",
title = "Limits on Multiple Instruction Issue",
booktitle = "Proceedings of the 3rd International Conference on Architectural Support for Programming Languages and Operating System ({ASPLOS})",
journal = "SIGPLAN Notices",
volume = "24",
number = "5",
publisher = "ACM Press",
address = "New York, NY",
isbn = "0-89791-300-0",
pages = "290--302",
year = "1989",
url = "citeseer.ist.psu.edu/smith89limits.html" }
Citations (may not include all citations):1399 Compilers Principles (context) - Aho, Sethi et al. - 1986
185 Branch Prediction Strategies and Branch Target Buffer Design (context) - Lee, Smith - 1984
150 An Efficient Algorithm for Exploiting Multiple Arithmetic Un.. (context) - Tomasulo - 1967
84 Reducing the Cost of Branches (context) - McFarling, Hennessy - 1986
67 Measuring the Parallelism Available for Very Long Instructio.. (context) - Nicolau, Fisher - 1984
59 the Number of Operations Simultaneously Executable in Fortra.. (context) - Kuck, Muraoka et al. - 1972
57 The Inhibition of Potential Parallelism by Conditional Jumps (context) - Riseman, Foster - 1972
47 Instruction Issue Logic for High-Performance, Interruptable .. (context) - Sohi, Vajapeyam - 1987
47 Detection and Parallel Execution of Independent Instructions (context) - Tjaden, Flynn - 1970
37 Look-Ahead Processors (context) - Keller - 1975
29 Instruction Issue Logic in Pipelined Supercomputers - Weiss, Smith - 1984
22 An Instruction Issuing Approach to Enhancing Performance in .. (context) - Acosta, Kjelstrup et al. - 1986
19 The ZS-1 Central Processor (context) - Smith
10 Percolation of Code to Enhance Parallel Dispatching and Exec.. (context) - Foster, Riseman - 1972
10 MIPS Language Programmer's Guide (context) - Systems - 1986
7 The WM Computer Architecture (context) - Wulf - 1988
2 The Series 10000 Personal Supercomputer (context) - Inc, Brochure - 1988
1 RISC-Based Processors: Concepts and Prospects (context) - Hennessy - 1986
1 Renaming in Program Schemas (context) - Logrippo - 1972
1 Phillips Research Laboratories Sunnyvale (context) - Slavenburg - 1988
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://www.eecs.harvard.edu/hube/publications/publications.html): More
A High-Performance Microarchitecture with.. - Razdan, Smith (1994) (Correct)
Static Correlated Branch Prediction - Young, Smith (1999) (Correct)
An Analysis of Dynamic Branch Prediction Schemes on.. - Gloy, Young, Chen, Smith (1996) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC