(Enter summary)
Abstract: This paper describes and
evaluates solunons m the precise interrupt problem in pipelined proces-
The prec,se mterrupt problem is first described. Then five solutions
are discussed m detail. The first forces instructions to complete
and modi' the process state in rchimctural order. The other four
allow instructions to complete in any order. bul additional hardware is
used so that a prec,se state can be restored when n interrupt occurs.
All the methods are dzscussed in the contaxi of a parallel... (Update)
Cited by: More
The Effects of Mispredicted-Path Execution on Branch - Prediction Structures..
(Correct)
Checkpoint Processing and Recovery: - Towards Scalable Large
(Correct)
High-Performance Frontends for Trace Processors - Jacobson (1999)
(Correct)
Active bibliography (related documents): More All
0.8: Strategies for Achieving Improved Processor Throughput - Matthew Farrens (1991)
(Correct)
0.3: An Instruction Set and Microarchitecture for Instruction Level.. - Kim, Smith (2002)
(Correct)
0.1: Improving the Performance of Loop-Based Programs Using a.. - Crago, Despain
(Correct)
Similar documents based on text: More All
0.2: Precise Interrupt Schemes for Pipelined Processors and a.. - Elbirt
(Correct)
0.2: On Precise Interrupts - Mayan Moudgilly Stamatis (1996)
(Correct)
0.1: On the derivation of coseismic displacement fields .. - Zebker, Rosen..
(Correct)
Related documents from co-citation: More All
25: Superscalar Microprocessor Design (context) - Johnson - 1991
23: An Efficient Algorithm for Exploiting Multiple Arithmetic Units (context) - Tomasulo - 1967
13: A study of branch prediction strategies (context) - Smith - 1981
BibTeX entry: (Update)
J. E. Smith and A. R. Pleszkun. Implementation of precise interrupts in pipelined processors. In Proceedings of the 12th International Symposium on Computer Architecture, pages 36--44, June 1985. http://citeseer.ist.psu.edu/smith85implementation.html More
@inproceedings{ smith85implementation,
author = "James E. Smith and Andrew R. Pleszkun",
title = "Implementation of Precise Interrupts in Pipelined Processors",
booktitle = "{ISCA}",
pages = "36-44",
year = "1985",
url = "citeseer.ist.psu.edu/smith85implementation.html" }
Citations (may not include all citations):
16
Control Data STAR-100 Processor Design (context) - Hintz, Tote - 1972
8
FORTRAN CPU Performance Analysis (context) - McMahon - 1972
3
Hardware Reference Manual (context) - Research, CRAY-I - 1979
2
CRAY-1 Simulation Tools (context) - Pang, Smith - 1978
1
Minicompumr Blasts Through 4 Million ln'uctions a Second (context) - Ward - 1982
1
'HardwareSoftware Tradeoff (context) - Hardware, for et al. - 1982
1
Description of the 7600 Computer System (context) - Banseigneur - 1969
1
Planmn a Computer System (context) - Bucholz - 1962
1
CDC Cber 180 Compuler Model 990 Hataware R[rence Maual (context) - Corporation - 1981
1
Floating Point Arithmetic (context) - Stevenson, Standard et al. - 1981
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://www.crhc.uiuc.edu/ece411/index.html): More
Emerging DRAM Technologies - Thiems
(Correct)
Five Predicate Compare Five Predicate Compare Types Types - Qp Qp Cmp
(Correct)
Instruction Issue Logic For Pipelined Supercomputers - Shlomo Weiss Computer (1984)
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC