Vector instruction set support for conditional operations (2000) [13 citations — 0 self]
Popular Tags
No tags have been applied to this document.
BibTeX | Add To MetaCart
@INPROCEEDINGS{Smith00vectorinstruction,author = {J. E. Smith and Greg Faanes and Rabin Sugumar},
title = {Vector instruction set support for conditional operations},
booktitle = {In the Proceedings of 27th Intl. Symposium on Computer Architecture},
year = {2000},
pages = {260--269}
}
Years of Citing Articles
Abstract:
Vector instruction sets are receiving renewed interest because of their applicability to multimedia. Current multimedia instruction sets use short vectors with SIMD implementations, but long vector, pipelined implementations have a number of advantages and are a logical next step in multimedia ISA development. Support for conditional operations (as occur in loops containing IF statements) is an important aspect of a vector ISA. Seven ISA alternatives for implementing conditional operations are systematically explored. Performance considerations are discussed through evaluation of a typical IF loop over a range of vector lengths and true conditional values. An approach using masked operations is shown to be one of the better methods, especially if its implementation is able to skip over blocks of false mask bits. Additional analyses of complex IF loops and parallel pipeline implementations support the masked operation approach. The paper concludes with a practical implementation of masked operations that skips over power-of-2-length blocks of false values. This implementation is simpler than skipping arbitrary-length blocks and provides similar performance.
Citations
| 57 | The T0 Vector Microprocessor – Asanović, Beck, et al. - 1995 |
| 40 | Out-of-Order Vector Architectures – Espasa, Valero, et al. - 1997 |
| 30 | Simple Vector Microprocessors for Multimedia Applications – Lee, Stoodley - 1998 |
| 19 | The Burroughs Scientific Processor (BSP – Kuck, Stokes - 1982 |
| 5 | FACOM Vector Processor System: VP-100/VP-200 – Miura, Uchida - 1984 |
| 3 | The Birth of the Second Generation: The Hitachi S-820/80 – Eoyang, Mendez, et al. - 1988 |
| 3 | et al., "SPERT-II: A Vector Microprocessor System – Wawrzynek - 1996 |
| 1 | et al., "The Supercomputer SX System: An Overview – Watanabe - 1987 |
| 1 | Density Dependent Vector Mask Operation Control, Apparatus, and Method – Smith - 1999 |
