Vincent Ajay Singh, Karthikeyan Sankaralingam, Stephen W. Keckler, Doug Burger  Home/Search
Context Related
| utexas.edu/users/karu/do...TR0317.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: utexas.edu/users/karu/ (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Modern processors rely heavily on broadcast networks to bypass instruction results to dependent instructions in the pipeline. However, as architectures get wider and pipelines get deeper, broadcasting becomes more complex, slower, and more difficult to implement. (Update)
Cited by: More
List of Publications - Sankaralingam (2004) (Correct)
Routed Inter-ALU Networks for ILP Scalability and.. - Sankaralingam, Singh, .. (2003) (Correct)
Active bibliography (related documents): More All
0.1: A Technology-Scalable Architecture for Fast Clocks.. - Sankaralingam.. (2001) (Correct)
0.1: A Technology-Scalable Architecture For Fast Clocks.. - Sankaralingam.. (2001) (Correct)
0.1: A Routing Network for the Grid Processor Architecture - Singh, Keckler, Burger (2003) (Correct)
Similar documents based on text: More All
0.3: Universal Mechanisms for Data-Parallel Architectures - Sankaralingam, Keckler.. (2003) (Correct)
0.3: SimpleScalar Simulation of the PowerPC Instruction.. - Sankaralingam.. (2000) (Correct)
0.3: A Characterization of Speech Recognition on Modern.. - Agaram, Keckler, Burger (2001) (Correct)
Related documents from co-citation: More All
2: for Semiconductors, Semiconductor Industry Association (context) - Technology - 1998
2: A design space evaluation of grid processor architectures - Nagarajan, Sankaralingam et al. - 2001
2: TLP and DLP with the Polymorphous TRIPS Architecture (context) - Sankaralingam, Nagarajan et al. - 2003
BibTeX entry: (Update)
V. A. Singh, K. Sankaralingam, S. W. Keckler, and D. Burger. Design and analysis of routed Inter-ALU Networks for ILP scalability and performance. Technical Report TR-03-17, The University of Texas at Austin, July 2003. http://citeseer.ist.psu.edu/singh03design.html More
@misc{ singh03design,
author = "V. Singh and K. Sankaralingam and S. Keckler and D. Burger",
title = "Design and analysis of routed Inter-ALU Networks for ILP scalability and
performance",
text = "V. A. Singh, K. Sankaralingam, S. W. Keckler, and D. Burger. Design and
analysis of routed Inter-ALU Networks for ILP scalability and performance.
Technical Report TR-03-17, The University of Texas at Austin, July 2003.",
year = "2003",
url = "citeseer.ist.psu.edu/singh03design.html" }
Citations (may not include all citations):320 Mediabench: A tool for evaluating and synthesizing multimedi.. - Lee, Potkonjak et al. - 1997
175 Complexity--effective superscalar processors - Palacharla, Jouppi et al. - 1997
151 Baring it all to software: RAW machines - Waingold, Taylor et al. - 1997
150 An efficient algorithm for exploiting multiple arithmetic un.. (context) - Tomasulo - 1967
132 The Alpha 21264 microprocessor (context) - Kessler - 1999
130 A VLIW architecture for a trace scheduling compiler (context) - Colwell, Nix et al. - 1988
104 for Semiconductors. Semiconductor Industry Association (context) - Technology - 1999
104 for Semiconductors. Semiconductor Industry Association (context) - Technology - 2001
62 The multicluster architecture: reducing cycle time through p.. - Farkas, Chow et al. - 1997
56 Machine Multicomputer (context) - Fillo, Keckler et al. - 1995
36 A design space evaluation of grid processor architectures - Nagarajan, Sankaralingam et al. - 2001
32 Increasing processor performance by implementing deeper pipe.. (context) - Sprangle, Carmean - 2002
21 Hpl-pd architecture specification: Version (context) - Kathail, Schlansker et al. - 2000
17 Flit--reservation flow control - Peh, Dally - 2000
15 Select-free instruction scheduling logic - Brown, Stark et al. - 2001
15 The performance impact of incomplete bypassing (context) - Ahuja, Clark et al. - 1995
12 Scaling of microarchitectural structures in future process t.. (context) - Agarwal, Keckler et al. - 2000
12 Technology independent area and delay estimations for microp.. - Gupta, Keckler et al. - 2001
1 Efficient interconnects for clustered microarchitectures (context) - Parcerisa, Sahuquillo et al. - 2002
Documents on the same site (http://www.cs.utexas.edu/users/karu/): More
Routed Inter-ALU Networks for ILP Scalability and.. - Sankaralingam, Singh, .. (2003) (Correct)
Evaluating the Instruction Folding Mechanism of the.. - Sankaralingam, Agaram (1999) (Correct)
List of Publications - Sankaralingam (2004) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC