Instruction level energy modeling for pipelined processors (2003)

by S. Nikolaidis, N. Kavvadias, T. Laopoulos, L. Bisdounis, S. Blionas
Venue:in International Workshop on Power And Timing Modeling, Optimization and Simulation