• Documents
  • Authors
  • Tables
  • Log in
  • Sign up
  • MetaCart
  • DMCA
  • Donate

CiteSeerX logo

Advanced Search Include Citations
Advanced Search Include Citations | Disambiguate

A High-Speed Network Interface for Distributed-Memory Systems: Architecture and Applications (1996)

by Peter Steenkiste
Venue:ACM Trans. on Computer Systems
Add To MetaCart

Tools

Sorted by:
Results 1 - 4 of 4

An Efficient On-Chip Network Interface Offering Guaranteed Services, Shared-Memory Abstraction, and Flexible Network Configuration

by Andrei Radulescu, John Dielissen, Kees Goossens, Edwin Rijpkema, Paul Wielage - IEEE Transactions on CAD of Integrated Circuits and Systems , 2004
"... In this paper we present a network interface for an on-chip network. Our network interface decouples computation from communication by offering a shared-memory abstraction, which is independent of the network implementation. We use a transactionbased protocol to achieve backward compatibility with e ..."
Abstract - Cited by 58 (15 self) - Add to MetaCart
In this paper we present a network interface for an on-chip network. Our network interface decouples computation from communication by offering a shared-memory abstraction, which is independent of the network implementation. We use a transactionbased protocol to achieve backward compatibility with existing bus protocols such as AXI, OCP and DTL. Our network interface has a modular architecture, which allows flexible instantiation. It provides both guaranteed and best-effort services via connections. These are configured via network interface ports using the network itself, instead of a separate control interconnect. An example instance of this network interface with 4 ports has an area of 0.143mm in a 0.13m technology, and runs at 500 MHz.
(Show Context)

Citation Context

...guaranteed with best-effort traffic. In this paper, we focus on the other network component, the network interface. Network interface design has received considerable attention for parallel computers =-=[8,25]-=-, and computer networks [6,7]. These designs are optimized for performance (high throughput, low latency), and often consist of a dedicated processor, and large amount of buffering. As a consequence, ...

An efficient on-chip NI offering guaranteed services, shared-memory abstraction, and flexible network configuration

by Andrei Rădulescu, John Dielissen, Santiago González Pestana, Om Prakash Gangwal, Edwin Rijpkema, Paul Wielage, Kees Goossens - IEEE Trans. on CAD of ICs and systems , 2005
"... Abstract—In this paper, we present a network interface (NI) for an on-chip network. Our NI decouples computation from communication by offering a shared-memory abstraction, which is independent of the network implementation. We use a transactionbased protocol to achieve backward compatibility with e ..."
Abstract - Cited by 21 (1 self) - Add to MetaCart
Abstract—In this paper, we present a network interface (NI) for an on-chip network. Our NI decouples computation from communication by offering a shared-memory abstraction, which is independent of the network implementation. We use a transactionbased protocol to achieve backward compatibility with existing bus protocols such as AXI, OCP, and DTL. Our NI has a modular architecture, which allows flexible instantiation. It provides both guaranteed and best-effort services via connections. These are configured via NI ports using the network itself, instead of a separate control interconnect. An example instance of this NI with four ports has an area of 0.25 mmP after layout in 0.13- m technology, and runs at 500 MHz. Index Terms—Best-effort communication, communication protocols, network interfaces, networks on chip, packet switching, performance guarantees. I.
(Show Context)

Citation Context

...rough a prototype implementation in a 0.13- m technology, and we conclude in Section VII. II. RELATED WORK NI design has received considerable attention for parallel computers [10], [13], [27], [31], =-=[40]-=-, and computer networks [6], [8], [11], [12]. These designs are optimized for performance (high throughput, low latency), and often consist of a dedicated processor, and large amount of buffering. As ...

Quarc: An Architecture For Efficient On-Chip Communication

by Mahmoud Moadeli , 2010
"... ..."
Abstract - Add to MetaCart
Abstract not found

Virtual Interface Architecture over Myrinet EEL5717 - Computer Architecture Dr. Alan D. George

by Project Final Report, Dr. Alan, D. George, Edwin Hernandez, Edwin Hernandez
"... this paper is not finding a better mode of operation for Myrinet, if not a way to probe that the VIA is a good concept and it can be used in SANs. Having this in mind, it will be only a matter of transport or multiply by a factor of performance improvement of whatever is found from now on. The first ..."
Abstract - Add to MetaCart
this paper is not finding a better mode of operation for Myrinet, if not a way to probe that the VIA is a good concept and it can be used in SANs. Having this in mind, it will be only a matter of transport or multiply by a factor of performance improvement of whatever is found from now on. The first measurement made consists of the Latency with and without the VI, the RAW-Myrinet represents the application without the VI overhead, or bulk data transfers and the VI-Myrinet represents the Latency of the ECHO/Reply Round trip divided by two. Figure 3. Latency measurements with myrinet using raw data and the VI on the top of the myrinet
Powered by: Apache Solr
  • About CiteSeerX
  • Submit and Index Documents
  • Privacy Policy
  • Help
  • Data
  • Source
  • Contact Us

Developed at and hosted by The College of Information Sciences and Technology

© 2007-2019 The Pennsylvania State University