A 5-GHz Mesh Interconnect for a Teraflops Processor, (2007)

by Y Hoskote, S Vangal, A Singh, N Borkar
Venue:IEEE Micro,