Abstract. This paper proposes new core-based architectures for motion estimation that are customisable for different coding parameters and hardware resources. These new cores are derived from an efficient and fully parameterisable 2-D single array systolic structure for full-search block-matching motion estimation and inherit its configurability properties in what concerns the macroblock dimension, the search area and parallelism level. The proposed architectures require significantly fewer hardware resources, by reducing the spatial and pixel resolutions rather than restricting the set of considered candidate motion vectors. Low-cost and low-power regular architectures suitable for field programmable logic implementation are obtained without compromising the quality of the coded video sequences. Experimental results show that despite the significant complexity level presented by motion estimation processors, it is still possible to implement fast and low-cost versions of the original core-based architecture using general purpose FPGA devices. 1

Abstract New customizable and reduced hardware core-based architectures for motion estimation are proposed. These new cores are derived from an efficient and fully parameterizable 2-D systolic array structure for full-search block-matching motion estimation and inherit its configurability properties in what concerns the macroblock and search area dimensions and parallelism level. A significant reduction of the hardware resources can be achieved with the proposed architectures by reducing the spatial and pixel resolutions, rather than by restricting the set of considered candidate motion vectors. Low-cost and low-power regular architectures suitable for field programmable logic implementation are obtained without compromising the quality of the coded video sequences. Experimental results show that despite the significant complexity level presented by motion estimation processors, it is still possible to implement fast and low-cost versions of the original architecture using general purpose FPGA devices.

Introduction In many multimefl6 applications,vide data isofte compre1-fl according tothe MPEG standard.Thed is conside-fl6L tes oralre-]--62L- inimage seeSfi-fl6 andthe MPEG co de use motioneion-6]--6 (ME) to e-5--fi2-fl the te oralre-]5L28ofvide framefi This ME isthe mosttime2265-fl68fi task inthe ee ding ofvide se--6-fl6 and is alsothe one usingthe most powefi Many algorithms have be] studie ine-6--8 to re-6S the comple5y of ME and save powe6 Inthose algorithms,the quality ofthe ee de image isde6--L--S rate in ehange tore]2-- the comple1y and powe6 It is known that the- is atrade8- be twe6 powe r and image quality. ME may be use in various situations, andthe refi6S2 be twe] de--61-- for powe r orimage quality will de e onthose circumstance5 Fore65-- ple whe running ME with acomme-fl]6 powe rsource ther are no constraints on powe r availability and we will give more we]6 t toimage quality. But whe running ME with abatte5 , powe consideL--S6-e can be more important than consi