Reducing DRAM Latencies with an Integrated Memory Hierarchy Design (2001)

by REINHARDT LIN, BURGER
Venue:Seventh International Symposium on HighPerformance Computer Architecture (HPCA