Reducing DRAM Latencies with an Integrated Memory Hierarchy Design. (2001)

by W Lin, S Reinhardt, D Burger
Venue:In Proceedings of the International Symposium on High Performance Computer Architecture,