The optimal logic depth per pipeline stage is 6 to 8 fo4 inverter delays (2002)

by M S Hrishikesh, D Burger, S W Keckler, P Shivakumar, N P Jouppi, K I Farkas
Venue:In Proceedings of The 29th International Symposium on Computer Architecture