A technique for low energy mapping and routing in network-on-chip architectures (2005)

by K SRINIVASAN, K S CHATHA
Venue:In Proceedings of the International Symposium on Low Power Electronics and Design. ACM