Tolerating memory latency through software-controlled pre-execution in simultaneous multithreading processors. (2001)

by C-K Luk
Venue:In Proceedings of the 28th annual international symposium on Computer architecture (ISCA ’01),