et al. Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling (2002)

by G Semeraro
Venue:In HPCA ’02: Proceedings of the 8th International Symposium on HighPerformance Computer Architecture