Results 1 
3 of
3
USING SATBASED TECHNIQUES IN LOW POWER State Assignment
, 2011
"... Power consumption of synchronous sequential circuits can be reduced by careful encoding of the states of the circuit. The idea is to reduce the average number of bit changes per state transition by finding an optimal state assignment. This state assignment problem is NPhard, and existing techniques ..."
Abstract

Cited by 2 (2 self)
 Add to MetaCart
Power consumption of synchronous sequential circuits can be reduced by careful encoding of the states of the circuit. The idea is to reduce the average number of bit changes per state transition by finding an optimal state assignment. This state assignment problem is NPhard, and existing techniques rely mainly on heuristicbased methods. The primary goal of this work is to assess the suitability of using complete advanced Boolean Satisfiability and Integer Linear Programming (ILP) methods in finding an optimized solution. We formulate the problem as a 01 ILP instance with power minimization being the objective. Using generic and commercial solvers, the proposed approach was tested on sample circuits from the MCNC benchmark suite. Furthermore, in an effort to accelerate the search process, circuits were checked for symmetries and symmetry breaking predicates were added whenever applicable. The experimental results provide a pragmatic insight into the problem and basis for further exploration.
Aloul, “Using SATbased techniques
 in power estimation,” Microelectronics Journal,vol.38,no.67
, 2007
"... Power consumption of synchronous sequential circuits can be reduced by careful encoding of the states of the circuit. The idea is to reduce the average number of bit changes per state transition by ¯nding an optimal state assignment. This state assignment problem is NPhard, and existing techniques ..."
Abstract

Cited by 2 (0 self)
 Add to MetaCart
Power consumption of synchronous sequential circuits can be reduced by careful encoding of the states of the circuit. The idea is to reduce the average number of bit changes per state transition by ¯nding an optimal state assignment. This state assignment problem is NPhard, and existing techniques rely mainly on heuristicbased methods. The primary goal of this work is to assess the suitability of using complete advanced Boolean Satis¯ability and Integer Linear Programming (ILP) methods in ¯nding an optimized solution. We formulate the problem as a 01 ILP instance with power minimization being the objective. Using generic and commercial solvers, the proposed approach was tested on sample circuits from the MCNC benchmark suite. Furthermore, in an e®ort to accelerate the search process, circuits were checked for symmetries and symmetry breaking predicates were added whenever applicable. The experimental results provide a pragmatic insight into the problem and basis for further exploration.
Low Power State Assignment Using ILP Techniques
"... State assignment for finite state machines is a critical optimization problem in the synthesis of sequential circuits. In this paper we address the state assignment problem from a low power perspective. We experiment with Boolean Satisfiability and Integer Linear Programming techniques to solve the ..."
Abstract
 Add to MetaCart
(Show Context)
State assignment for finite state machines is a critical optimization problem in the synthesis of sequential circuits. In this paper we address the state assignment problem from a low power perspective. We experiment with Boolean Satisfiability and Integer Linear Programming techniques to solve the assignment problem where the primary goal is the reduction of switching activity during state transitions. We also detect and evaluate the use of symmetries in speeding up the search process. These techniques have been applied to the MCNC benchmark circuits and yielded promising results.