A low complexity heuristic for design of custom network-on-chip architectures”, in: (2006)

by K Srinivasan, K S Chatha
Venue:Proceedings of DATE,