Instruction level energy modeling for pipelined processors (0)

by S Nikolaidis, N Kavvadias, T Laopoulos, L Bisdounis, S Blionas