Victim replication: Maximizing capacity while hiding wire delay in tiled chip multiprocessors,” (2005)

by M Zhang, K Asanovic
Venue:in Proceedings of the 32nd International Symposium on Computer Architecture,