Timed circuit verification using TEL structures. (2001)

by W Belluomini, C J Myers, H P Hofstee
Venue:IEEE Transactions on Computer-Aided Design of Integrated Circuits,