Layout conscious bus architecture synthesis for deep submicron systems on chip," (2004)

by N Thepayasuwan, A Doboli
Venue:in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE 2004),