Symbolic Model Checking for Sequential Circuit Verification, (1994)

by J R Burch, E M Clarke, D Long, K L McMillan, D L Dill
Venue:IEEE Trans. Computer Aided Design,