Instruction issue logic for high-performaace, interruptible pipelined processors (1987)

by G S Sohi, A S Vajapeyam
Venue:In Proc. of the ldth Int'l Syrup. on Computer Architecture