Deterministic clock gating for microprocessor power reduction”, (2003)

by H Li, S Bhunia
Venue:Int. Symp. HighPerformance Computer Architecture