Verification of analog/ mixed-signal circuits using labeled hybrid Petri nets (0)

by S Little, N Seegmiller, D Walter, C Myers, T Yoneda
Venue:in: International Conference on Computer-Aided Design, 2006