2008a). EVAL: Utilizing processors with variation-induced timing errors (0)

by S Sarangi, B Greskamp, A Tiwari, J Torrellas
Venue:In Proceedings of International Symposium on Microarchitecture (MICRO