Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs (0)

by R Das, S Eachempati, A Mishra, V Narayanan, C Das
Venue:In High Performance Computer Architecture, 2009. HPCA 2009. IEEE 15th International Symposium on