An FPGA-based Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists”, (2001)

by A J Elbirt, W Yip, B Chetwynd, C Paar
Venue:IEEE Transactions on Very Large Scale Integration (VLSI) Systems,