A dynamic-SDRAMmode-control scheme for low-power systems with a 32-bit RISC (0)

by S Ayukawa Miura, K Watanabe, T
Venue:CPU” International Symposium on Low Power Electronics and Design, 2001